

PAGE NO. SH	TITLE	PART NO. EC NO.	FEATURE B/M OR B/MS
-------------	-------	-----------------	---------------------

** LOGIC TYPE	COMPONENT CIRCUITS	2	
---------------	--------------------	---	--

00.00.00.0	SMS CARD CAP CODE INDEX	0826994 131802	
------------	-------------------------	----------------	--

LOGIC NO. MACH SMS CARD CAP CODE INDEX  
00.00.00.0 2821

PART NO. EC NO.  
0826994 131802

CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
1Y **	FIELD REPLACEMENT L 1	370953	370953	370953
2Y **	FIELD REPLACEMENT L 2	370954	370954	370954
3Y **	FIELD REPLACEMENT L 3	370952	370952	370952
4Y **	FIELD REPLACEMENT L 4	370951	370951	370951
5Y **	FIELD REPLACEMENT L 5	370950	370950	0370950
6Y **	FIELD REPLACEMENT L 6	370955	370955	0370955
	SDTDL FAMILY DELAY INFO & SHEETS			729954
AD C-	L.S. POWER TRIGGER TWIN	373316	373316	736615
AD F-	DAP SOLENOID DRIVER	372375	372375	734383
AJ T-	ALLOY DIODES TYPE AAS	370564	370564	729902
AQ N-	DJ DIODE CLAMP	370690	370690	734325
AQ Q-	GENERAL DELAY CIRCUIT	370703	370703	734340
AS Q-	ALLOY CLUTCH MAGNET DR.	372245	372245	734342
AX A-	SDTDL 4-2 WAY PLUS A W/O LOAD	372197	372197	734306
AX C-	SDTDL 1-3, 1-2 WAY -A-O 2 <sup>1</sup> CARD LOAD	372202	370952	734309
AX G-	SDTDL 3-4 WAY, -A-O LOAD	372206	370951	734310
AX H-	SDTDL 4-2 WAY, 1-3 WAY -A-O LOAD	372207	370954	734313
AX K-	SDTDL 2-5 WAY -A-Q W AND W/O LOAD	372209	372209	734374
AX N-	SDTDL 3-2, -A-O 2 <sup>1</sup> CARD W/O LOAD	372212	370951	734318
AX P-	SDTDL 3-4, 1-3 WAY -A-O W/O LOAD	372213	370954	734319
AX Q-	SDTDL 4-3 WAY, -A-O W/O LOAD	372214	370954	734320
AX R-	SDTDL 2-2 W PLUS A PLUS O W/O LOAD	372240	372240	734322
AX S-	2-2 PLUS A, PLUS O, NO LOAD	372241	372241	734323
AX V-	COMPLEMENTRY EMITTER FOLLOWER	372244	372244	734338
AX W-	SDTDL 4-3 WAY, -A-O W/O LOAD	372236	370954	734321
AX Z-	SDTDL LOW SPEED TRIGGER	372239	372239	734347
AZ K-	SDTDL SINGLE SHOT	372275	372275	734405
CE X-	1-3, 1-2 WAY -A-O W/O LOAD H.S.	372530	370952	734380
CE Y-	1-3, 1-2 WAY -A-O W/O LOAD H.S.	372531	370952	734381
CE Z-	2-5 WAY -A-O DLB W OR W/O LOAD H.S.	372525	372525	734375
DE N-	SDTDL 1-6, 1-4 WAY -A W/O LOAD	372195	370953	734304
DE P-	4-2 WAY PLUS AND W/O LOAD	372196	372196	734305
DF J-	TDL AND TRL LOAD CARD	370232	370232	729909
DF Q-	SDTDL INVERTING POWER DRIVER	370225	370225	729910
DF R-	SDTDL NON INVERTING POWER DRIVER	370226	370226	729911
D6 C-	SDTDL MEMORY .150 USEC DELAY LINE	370244	370244	734348
D6 D-	SDTDL MEMORY .280 USEC DELAY LINE	370245	370245	734349
D6 F-	SDTDL MEMORY .525 USEC DELAY LINE	370247	370247	734351
D6 H-	SDTDL MEMORY 1.2 USEC DELAY LINE	370249	370249	734352
D6 S-	SDTDL INDICATOR DRIVER	370347	370347	729912
D6 T-	SDTDL 2 WAY LOGIC BLCK LOW SP W LDS	370380	370380	729913
D6 U-	SDTDL 2 WAY LOGIC BLK LOW SP W/O LDS	370379	370379	729914
D6 V-	SDTDL 2 WAY LOGIC BLCK LOW SP W LDS	370378	370378	729915
D6 W-	SDTDL 3 WAY LOGIC BLK LOW SP W/O LD	370377	370377	729916
D6 X-	SDTDL 5 WAY LOGIC BLCK LOW SP W LDS	370376	370953	729917
D6 Y-	SDTDL 5 WAY LOGIC BLK LOW SP W/O LD	370375	370953	729918
D6 Z-	SDTDL 10 WAY LOG BLK LOW SP W LOAD	370373	370955	729919
DH B-	SDTRL INVERTER LOW SPEED WITH LOAD	370348	370950	729921

2-1

LOGIC NO.	MACH	SMS CARD CAP CODE INDEX	PART NO.	EC NO.
00.00.00.0	2821		0826994	131802

CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
DH C-	SDTDL INVERTER LOW SPEED W <sup>0</sup> LOAD	370372	370950	729922
DH F-	SDTDL TRIGGER AND DRIVER	370350	370350	729925
DH J-	SDTDL MUP NUMBER 4	370352	370352	729928
DH V-	SDTDL 1-6, 1-4 WAY -A W <sup>0</sup> LOAD	372123	370953	734301
DH W-	SDTDL LATCH 3 <sup>2</sup> CARD	372191	372191	734354
DH Y-	SDTDL 1-8, 1-2 WAY -A W <sup>0</sup> LOAD	372193	370953	734302
DJ A-	BUFFER MATRIX SWITCH CARD	373329	373329	373329
DJ B-	BUFFER MEMORY CARD	373330	373330	373330
DJ L-	SDTDL SINGLE SHOT HAMMER DR.	373354	373354	734404
DK J-	SDTDL RELAY DRIVER LATCHING	372473	372473	734387
DK Q-	DIFFERENCE AMPLIFIER	372496	372496	734390
DK R-	INHIBIT DRIVER	372497	372497	734442
DK S-	1330 KC OSCILLATOR + SHAPER	372501	372501	734373
DK T-	1600 KC OSCILLATOR + SHAPER	372500	372500	734372
DK U-	SDTDL INTEGRATOR	372508	372508	734420
DK W-	POWER LATCH H.S.	372526	372526	734376
DK X-	4-3 WAY -A-0 W <sup>0</sup> LOAD H.S.	372527	370954	734377
DK Y-	1-6, 1-4 WAY -A W <sup>0</sup> LOAD H.S.	372528	372528	734378
DK Z-	3-4 WAY -A-0 W <sup>0</sup> LOAD H.S.	372529	370951	734379
ED Z-	6 VOLT AMPLIFIER CARD FOR MPS	374621	374621	374621
ES G-	SPD-CURRENT DRIVE	374907	374907	837973
ES X-	INDICATOR DRIVER	374924	374924	374924
FP Z-	STACKER RATE LIMITER	375157	375157	849091
FR H-	STD INTF LINE REC + GATED LINE DRVR	375188	375188	2532396
FR N-	SELECT-OUT SEQUENCE CARD	375193	375193	2532397
HF T-	SDTDL HS TRIGGER	372575	372575	734333
HG A-	ROW BIT	373373	373373	734417
JE A-	LINE REC-SLT TO NAND,NAND TO SLT	374791	374791	846924
JE B-	VOLTAGE SEQUENCING CARD	374792	374792	374792
UG R-	SENSE AMP DETECTOR	372992	372992	743068
UG T-	NON INVERTING SIMPLEX LINE DRIVER	372976	372976	822929
Y3 --	JUMPER CARD ADDRESSING	370858	370858	370858
YK R-	SDTDL DATA REG. AND INHBT DRIVER	372220	372220	734392
YK S-	SDTDL ADDRESS REGISTER	372221	372221	734393
YK T-	BIAS LOAD	372222	372222	734394
YK U-	SET/RESET LOAD	372223	372223	734395
YK V-	INHIBIT LOAD	372224	372224	734396
YK W-	VOLTAGE REGULATOR 42	372225	372225	734397
YK X-	VOLTAGE REGULATOR 43	372226	372226	734398
YK Y-	PARTIAL VOLT. REG. + SENSE GATE GEN.	372227	372227	734399
YL A-	SENSE AMPLIFIER	372229	372229	734401
YP M-	REED RELAY	372680	372680	372680
YY A-	CORE INTERFACE	372701	372701	822942
YY B-	EMITTER GATE FOLLOWER	372702	372702	822940
YY C-	CAPACITOR CABLE CARD	372719	372719	372719
YY D-	CORE MATRIX CARD	373432	373432	822938
YY N-	SDTDL-SDTRL INTERFACE TERM GATED	372723	372723	822935
Z6 G-	SDTDL FOUR 2 WAY N AND LOG BCKS W LD	372585	372585	734339
Z6 H-	SDTDL 4 2 WAY N AND LOG BLKS W <sup>0</sup> LDS	372586	372586	734341
Z6 J-	SDTDL 3 WAY N AND LOG BLK W <sup>0</sup> LOADS	372587	372587	734366

LOGIC NO.

MACH

SMS CARD CAP CODE INDEX

PART NO.

EC NO.

00.00.00.0

2821

0826994

131802

CARD CAP

NAME

PART NO.

REF NO.

C.E. REF NO.

Z6 K-

SDTDL 3 WAY N AND LOG BLK W/O LDS

372588

372588

734402

Z6 L-

SDTDL 2-5 WAY N AND LOG BLK W/O LOADS

372589

370953

734367

Z6 M-

SDTDL 2-5 WAY N AND LOG BLK W/O LDS

372590

370953

734300

Z6 N-

SDTDL ONE 10 WAY LOGIC BLOCK

372591

370955

734368

Z6 P-

SDTDL LOGIC INV. HS LOAD

372592

370950

734369

Z6 Q-

SDTDL LOGIC INV. HS W/O LOAD

372593

370950

734370

ZK T-

720KC OSCILLATOR AND SHAPER

372682

372682

734384

ZU D-

12 VOLT AMPLIFIER CARD FOR MPS

372085

372085

372085













CARD CODE	STANDARDS CODE
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100


CARD CODE

## FIELD USE

LOGIC INVERTER  
(FIELD REPLACEMENT)

[illegible][illegible]

Diagram 1: A schematic diagram of a 26-pin integrated circuit. The pins are numbered 1 through 26. The diagram shows the internal circuitry, including various logic gates, flip-flops, and other components. The components are labeled with their respective pin numbers and values. The diagram is a detailed representation of the internal structure of the IC.



NOTES	
I	CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION
II	ASSEMBLY TO ENGINEERING SPECIFICATION 895396 AND 891999
III	"J" IN BLOCK DENOTES BARE WIRE JUMPER 491296
IV	ALL RESISTORS ARE 1/4 WATT AND $\pm 5\%$ UNLESS OTHERWISE NOTED
V	REFERENCE 216259 MALE CONTACT STRIP TO BE USED AS REQUIRED TO PROGRAM DESIRED CAP CODE.

MFG ENG		DATE	
DPO CIRCUIT & PACKAGING STANDARD		5MAR63	
APPROVAL		ABC (S)	

-6 Ω — C45 — 0.01 μF — GND

MFG ENG		DATE	
DPO CIRCUIT & PACKAGING STANDARD		5MAR63	
APPROVAL		ABC (S)	

FIELD REPL. CARD  
WITH PLUGGABLE CAP





### CAS CONFIGURATION

[illegible]

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-FIELD				5-15-64	121027	<i>[Signature]</i>				
REPL. CARD WITH PLUGGABLE CAP				8-6-64	D121668	FVL				
DESIGN			MODEL SMS 1441							
DETAIL			SCALE NONE							
CHECK	<i>DLK</i>	504	DRAW VE 4-23-64							
APPROV	<i>[Signature]</i>	5-64	CHECK							
										CIRCUIT FAMILY
										SDTDL

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	5 11 64

CARD CODE	370955
6 Y * *	



NOTES

**X** CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999

**XII** ALL RESISTORS ARE 1/4 WATT AND  $\pm 5\%$  UNLESS OTHERWISE NOTED

**XIII** "J" IN BLOCK DENOTES BARE WIRE JUMPER. 491296

**XIV** POSITIONS T1 AND T2 ARE TO-18 TRANSISTORS WHICH MAY BE MOUNTED ON .100 OR .200 PIN CIRCLE HOLES. USE TRANSISTOR SPACER 483070 FOR .200 PIN CIRCLE MOUNTING

**XV** REFERENCE-216259 MALE CONTACT STRIP TO BE USED AS REQUIRED TO PROGRAM DESIRED CAP CODE

**COMPONENT SIDE**

HOLE  
PATTERN  
747858

370955

747858

370955

729954

STANDARD  
CODE

CARD CODE

729954

## SDTDL LOGIC FAMILY DELAY INFORMATION

## GENERAL

THE TURN ON, TURN OFF DELAYS OF THE CIRCUITS USED IN A PARTICULAR MACHINE ARE COMPLEX FUNCTIONS OF MANY VARIABLES SUCH AS THE TRANSISTOR DELAY, INPUT-OUTPUT LOADING, FALL AND RISE TIME, ETC.

THE DELAY SPECIFICATIONS ARE GIVEN BELOW AND ARE CLASSIFIED BY CIRCUIT TYPE.

WHEN POSSIBLE, REPRESENTATIVE RANGES OF DELAYS ARE GIVEN ON EACH INDIVIDUAL CIRCUIT SHEET AND SHOULD BE USED AS A GUIDE. SPECIFIC CIRCUIT APPLICATION AND/OR CAPACITIVE LOAD (EXAMPLE: WIRE CAPACITANCE) MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES.

THE FOLLOWING INFORMATION IS PROVIDED FOR THOSE CASES WHERE CARO REPLACEMENT DOES NOT RESULT IN IMPROVEMENT AND A MORE DETAILED ANALYSIS IS NECESSARY.

## HIGH SPEED, LOW SPEED CIRCUITS

THE SDTDL CIRCUITS ARE CLASSIFIED INTO TWO MAJOR FAMILIES, THE LOW SPEED AND THE HIGH SPEED CIRCUITS. THE DIFFERENCE BETWEEN THE TWO FAMILIES CONSISTS OF THE INPUT SPEED UP CAPACITOR THAT IS USED ONLY IN THE HIGH SPEED LOGIC BLOCKS.

## DELAY CHARTS:

NUMEROUS CHARTS GIVING DELAY INFORMATION HAVE BEEN INCLUDED IN THIS DOCUMENT. BOTH MINIMUM AND MAXIMUM DELAYS ARE GIVEN AS A FUNCTION OF SOME VARIABLE OR VARIABLES. NOMINAL DELAYS HAVE BEEN AVOIDED DUE TO POSSIBLE MISINTERPRETATIONS. THE MAXIMUM DELAYS GIVEN ARE SLIGHTLY LESS THAN THE THEORETICAL MAXIMUM DELAY. THE MAXIMUM DELAYS GIVEN SHOULD NOT BE EXCEEDED IN PRACTICAL APPLICATIONS.

## USE OF GRAPHS


THE FOLLOWING STEPS ARE RECOMMENDED FOR USING THE INFORMATION PROVIDED IN THE ACCOMPANYING GRAPHS.

1. GIVEN A LOAD CONFIGURATION REFER TO THE GRAPH OUTPUT FALL TIME VS. LOADING TO DETERMINE THE OUTPUT FALL TIME.
2. GIVEN THE INPUT FALL TIME, THE OUTPUT RISE IS DETERMINED FROM THE GRAPH OF OUTPUT RISE TIME VS. INPUT FALL TIME.
3. KNOWLEDGE OF THE RISE TIME AND USE OF THE GRAPH OF TURN-OFF DELAY VS. INPUT RISE TIME RESULTS IN TURN-OFF LIMITS.
4. KNOWLEDGE OF INPUT FALL TIME AND USE OF THE GRAPH OF TURN-ON DELAY VS. INPUT FALL TIME RESULTS IN TURN-ON LIMITS.

## DEFINITIONS


THE RISE AND FALL TIMES WERE MEASURED FROM THE 10% TO 90% POINTS OF THE INPUT AND OUTPUT WAVEFORM. THE TURN-ON DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% DOWN AT THE INPUT TO 10% UP AT THE OUTPUT. THE TURN-OFF DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% UP AT THE INPUT TO 10% DOWN AT THE OUTPUT. UNLESS OTHERWISE STATED THE RISE, FALL AND DELAY TIMES ARE GIVEN IN N SEC (NANOSECONDS).

SHEET 1 OF 4




## \*\*HIGH SPEED SINGLE LEVEL LOGIC BLOCK\*\*

OUTPUT FALL TIME VS LOADING



OUTPUT FALL TIME VS LOADING



CIRCUIT AND PACKAGING STANDARD

APPROVAL DATE

ABC

4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LOGIC DELAY		6-27-62	115599					
INFO. - REF. DWG								
DESIGN	MODEL							
DETAIL	3-1-62 SCALE							
CHECK	3-1-62 DRAW							
APPRO	CHECK							

C

C.B. CO., NO. 5707 4000

LIG 6-4-62

729954

729954


STANDARD  
CODE

CARD CODE


729954

SHEET 2 OF 4


OUTPUT RISE TIME VS INPUT FALL TIME




OUTPUT RISE TIME VS INPUT FALL TIME




TURN-OFF VS INPUT RISE TIME




TURN-OFF VS INPUT RISE TIME



TURN-ON VS INPUT FALL TIME\*



TURN-ON VS INPUT FALL TIME



CIRCUIT AND PACKAGING STANDARD

A-PROVAL

DATE

ABC

4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.

NAME SDTDL LOGIC DELAY

DATE 6-29-62

CHANGE NO. 115599

APPROVAL

DATE

CHANGE NO.

APPROVAL

DEVELOPMENT NO.

INFO. - REF. PWS.

DESIGN

MODEL

DETAIL

SCALE

CHECK

DRAW

APPRO

CHECK

729954

LIG 6-4-62




2-2

729954  
STANDARD CODE

CARD CODE 729954


SHEET 3 OF 4

TURN-OFF VS RISE TIME INPUT\*



TURN-ON VS FALL TIME INPUT

(LOGIC BLOCK DRIVEN BY POWER DRIVERS)



CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	
ABC		4-2-62	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDDL LOGIC DELAY				4-21-62	115599					
INFO - REF. DWG.										
DESIGN		MODEL								
DETAIL	WH	3-1-62	SCALE							
CHECK	RQ	3-1-62	DRAW							
APPRO		CHECK								

C

C. & CO. NO 5702 6000

LIG 6-4-62

729954


Z-2

729954  
STANDARDS  
CODE


CARD CODE 729954  
SHEET 4 OF 4

**\*\*LOW SPEED SINGLE LEVEL LOGIC BLOCKS\*\***


FALL TIME VS LOADING




FALL TIME VS LOADING




OUTPUT RISE TIME VS INPUT FALL TIME



TURN-OFF VS INPUT FALL TIME



TURN-OFF VS INPUT RISE TIME



CIRCUIT AND PACKAGING STANDARD			
APPROVAL	DATE		
ABC	4-2-62		

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.	729954
NAME SDDTL LOGIC DELAY				-62	115599						
INFO - REF DWG											
DESIGN	WH	3-1-62	SCALE								
CHECK	RQ	3-1-62	DRAW								
APPRO			CHECK								

LIG 6-4-62



736615

STANDARDS  
CODEREFERENCE DRAWING  
SEE PRODUCTION DRAWING 3733162-2  
CARD CODE

736615

ADC-

SHEET 1 OF 3




VOLTAGE	PIN
GND	1
-6	2
-12	4
+12H	5

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	736615
NAME LOW SPEED POWER TRIGGER		4-10-63	115643N						
DESIGN		MODEL	SMS 1440						
DETAIL		SCALE	NONE						
CHECK		DRAW							
APPRO		CHECK							

**SHEET 2 OF 3**

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 373316



PART NO.	VALUE	QTY.
213693	1K 1/2W	6
216453	2. 2K	8
216456	3. 3K	12
216474	18K	14
317276	1. 2K	6
	1/2W	
350430	120 PF	6
350436	220 PF	8
369217	OH	6
491008	AA5	8
491228	0.01 UF	2
503592	G5	6
318325	083	6
369179	102	6

POSITION	VALUE	LOWER HOLE	UPPER HOLE	POSITION	VALUE	LOWER HOLE	UPPER HOLE	POSITION	VALUE	LOWER HOLE	UPPER HOLE	POSITION	TYPE	E	B	C
1	0.01 UF	2014	2028	61	JO.5	5832	5842	117	1.2K 1/2W	9358	9372	1	102	3046	3244	3446
2	220 PF	2714	2728	62	OH	6332	6342	118	1K 1/2W	1460	1474	2	102	6346	6544	6746
3	JO.5	3214	3224	63	JO.5	6732	6742	119	GS	2060	2070	3	102	9746	9944	10146
4	120 PF	5414	5428	64	AA5	7632	7642	120	1K 1/2W	4760	4774	4	083	3267	3469	3271
5	220 PF	6014	6028	65	18K	8532	8542	121	GS	5360	5370	5	083	6567	6769	6571
6	3.3K	6514	6524	66	JO.5	8932	8942	122	1K 1/2W	8060	8074	6	083	9867	10069	9871
7	2.2K	6914	6924	67	3.3K	9432	9442	123	JO.5	1262	1272	7	083	2185	1987	1785
8	220 PF	7614	7628	68	JO.5	10132	10142	124	JO.5	1662	1672	8	102	3085	2887	2685
9	2.2K	0716	0726	69	JO.5	0633	0643	125	JO.5	4562	4572	9	083	5485	5287	5085
10	JO.5	1216	1226	70	JO.5	1534	1544	126	JO.5	4962	4972	10	102	6385	6187	5985
11	AA5	3016	3026	71	JO.5	4834	4844	127	JO.5	7862	7872	11	083	8685	8487	8285
12	3.3K	3416	3426	72	JO.5	7134	7144	128	JO.5	8262	8272	12	102	9585	9387	9185
13	3.3K	3816	3826	73	JO.5	7834	7844	129	GS	8662	8672					
14	JO.5	4216	4226	74	JO.5	8134	8144	130	JO.5	1864	1874					
15	JO.5	4516	4526	75	18K	8734	8744	131	JO.5	5164	5174					
16	2.2K	5716	5726	76	JO.5	1244	1254	132	JO.5	8464	8474					
17	AA5	6316	6326	77	1.2K 1/2W	2044	2058	133	JO.5	2570	2580					
18	JO.5	7816	7826	78	JO.5	4544	4554	134	JO.5	5870	5880					
19	3.3K	8316	8326	79	1.2K 1/2W	5344	5358	135	JO.5	9170	9180					
20	220 PF	8816	8830	80	JO.5	7444	7454	136	JO.5	3872	3882					
21	220 PF	9416	9430	81	JO.5	8444	8454	137	JO.5	7172	7182					
22	AA5	9916	9926	82	18K	9544	9554	138	120 PF	3674	3688					
23	3.3K	10316	10326	83	AA5	1046	1056	139	120 PF	6974	6988					
24	220 PF	1018	1032	84	18K	1446	1456	140	120 PF	10174	10188					
25	18K	1418	1428	85	JO.5	1846	1856	141	3.3K	3376	3386					
26	2.2K	2418	2428	86	18K	2346	2356	142	3.3K	6676	6686					
27	JO.5	3618	3628	87	JO.5	4046	4056	143	3.3K	9876	9886					
28	2.2K	4018	4028	88	AA5	4346	4356	144	JO.5	10376	10386					
29	220 PF	4718	4732	89	18K	4746	4756	145	JO.5	1377	1387					
30	2.2K	7318	7328	90	JO.5	5146	5156	146	JO.5	4677	4687					
31	220 PF	8018	8032	91	18K	5646	5656	147	JO.5	7877	7887					
32	2.2K	8518	8528	92	18K	7246	7256									
33	AA5	9118	9128	93	AA5	7646	7656									
34	2.2K	9718	9728	94	18K	8046	8056									
35	3.3K	1720	1730	95	1.2K 1/2W	8646	8660									
36	JO.5	7122	7132	96	18K	8946	8956									
37	JO.5	1230	1240	97	JO.5	1648	1658									
38	120 PF	2330	2344	98	JO.5	4948	4958									
39	3.3K	2730	2740	99	JO.5	7848	7858									
40	OH	3630	3640	100	JO.5	8248	8258									
41	JO.5	4230	4240	101	GS	3049	3059									
42	18K	5230	5240	102	0.01 UF	3349	3363									
43	JO.5	5630	5640	103	JO.5	3749	3759									
44	3.3K	6030	6040	104	GS	6349	6359									
45	OH	6930	6940	105	GS	9749	9759									
46	JO.5	7330	7340	106	JO.5	7050	7060									
47	JO.5	8330	8340	107	JO.5	2554	2564									
48	120 PF	9130	9144	108	JO.5	5854	5864									
49	OH	10330	10340	109	JO.5	9154	9164									
50	JO.5	0431	0441	110	1K 1/2W	2358	2372									
51	OH	9831	9841	111	1.2K 1/2W	2758	2772									
52	JO.5	1732	1742	112	JO.5	4158	4168									
53	18K	2032	2042	113	1K 1/2W	5658	5672									
54	JO.5	2532	2542	114	1.2K 1/2W	6058	6072									
55	OH	3032	3042	115	JO.5	7458	7468									
56	JO.5	3432	3442	116	1K 1/2W	8958	8972									
57	JO.5	4032	4042													
58	JO.5	4432	4442													
59	JO.5	5032	5042													
60	18K	5432	5442													

CIRCUIT AND PACKAGING STANDARD							
APPROVAL				DATE			

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME LOW SPEED POWER TRIGGER	4-10-63	115643H					

CIRCUIT AND PACKAGING STANDARD		
APPROVAL		DATE

RANGE NO.	APPROVAL	DEVELOPMENT NO.
		736615

736615

736615


ADC-

P/N: 373316 EC: 0113568

SHEET 3 OF 3

REFERENCE DRAWING  
PRODUCTION DRAWING 373316

## LOW SPEED POWER TRIGGER



## SEQUENCE OF OPERATION

1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE "OFF" OUTPUT IS AT -6V.
3. TRIGGER IS SET BY
  - A.) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
  - B.) AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
4. TRIGGER IS RESET BY
  - A.) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
  - B.) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.

## NOTES:

1. THE GATES MUST BE AT THE UP LEVEL 150NS BEFORE THE AC SET ARRIVES.
2. THE AC SET SHOULD BE AT LEAST 70NS WIDE AND ITS RISE TIME 70NS OR LESS.
3. TRIGGER MAY BE USED IN A BINARY STATE IF BOTH AC INPUTS ARE COMMON.
4. THE NON-INVERTING POWER DRIVER CONNECTED IN EACH CIRCUIT IS USED TO DRIVE LARGE LOGIC BLOCKS.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
U, L 8, H	Y SET GATE		UP -0.65V	-0.1V
			DOWN -5.81V	-7.64V
S, K 7, H	Y AC SET		UP -0.65V	-0.1V
			DOWN -5.81V	-7.64V
P X, B	Y DC SET		UP -0.65V	-0.1V
			DOWN -5.81V	-7.64V
V 3, G	Y DC RESET		UP -0.65V	-0.1V
			DOWN -5.81V	-7.64V
Q, D Y, E	Y AC RESET		UP -0.65V	-0.1V
			DOWN -5.81V	-7.64V
R, C Z, F	Y RESET GATE		UP -0.65V	-0.1V
			DOWN -5.81V	-7.64V
T 6, J	Y "ON" OUTPUT		UP -1.10V	-0.22V
			DOWN -5.83V	-7.3V
N W, A	Y "OFF" OUTPUT		UP -1.10V	-0.22V
			DOWN -5.83V	-7.3V

## DELAY - NSEC

	TON		TRISE		TOFF		TFALL	
BINARY OPERATION:	MAX 360	MIN 46	MAX 50	MIN 25	MAX 845	MIN 180	MAX 635	MIN 155
GATED:	370	41	50	20	700	130	475	110

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	736615
NAME LOW SPEED POWER TRIGGER				4-10-63	115643H						
DESIGN		MODEL	SMS 1440								
DETAIL		SCALE	NONE								
CHECK		DRAW	MDE 1-25-63								
APPRO		CHECK									




ADF—

P/N: 372375


### SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTORS ON, OUTPUT UP.
2. INPUT DOWN: TRANSISTORS OFF, OUTPUT DOWN.



PINS		SIGNAL NAME		WAVESHAPE		LEVELS		
							MIN	MAX
B <sub>1</sub> , C	Y	INPUT				UP	-0.65V	-.05V
						DOWN	-5.81V	-12V
A <sub>1</sub> , D	V	OUTPUT				UP	-.8V	±.24V
						DOWN	---	---
F <sub>1</sub> , E		CLAMP				UP	-12V	-12V
						DOWN	-12V	-12V

\* THE DOWN LEVEL DEPENDS ON THE LOAD RETURN VOLTAGE



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME DAP - SOLENOID DRIVER				4-17-63	116800A					
				6-17-63	117811					
DESIGN				5-11-65	123738					
DETAIL										
CHECK										
APPROVAL										
DRAW				18DEC67	D132189					
CHECK										

729902

STANDARDS  
CODE


CARD CODE  
A J T -

729902

REFERENCE DRAWING


SEE PRODUCTION DRAWING 370564

ALLOY-DIODES, TYPE AAs



APPLICATION NOTES

THESE DIODES CAN BE USED AS INPUTS TO EITHER P OR N TYPE LOGIC BLOCKS DEPENDING ON HOW THE PINS ARE CONNECTED.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	
ABC		4-2-62	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - ALLOY -				4-29-62	115599					
DIODES, TYPE AAs										
DESIGN		MODEL	SMS							
DETAIL	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPROD		CHECK								

C

729902

734325

2-0



734325

AQN-


P/N: 370690

REFERENCE DRAWING  
PRODUCTION DRAWING 370690

DJ DIODE CARD



OTHER DESIGNATIONS:  
D-6



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME DJ DIODE CARD				3-25-63	116800					
				12 OCT 65	125834					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NDNE							
CHECK		DRAW	MDE 12-19-62							
APPROD	3-25-63	CHECK								


734325



REFERENCE DRAWING  
PRODUCTION DRAWING 370703

AQQ-  
P/N: 370703

## GENERAL DELAY CIRCUIT




PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
F	INPUT		UP	-5.31V +.24V
			DOWN	-6.95V -12.48V
E	OUTPUT		UP	-5.4V +.24V
			DOWN	-5.81V -12.48V
C	OUTPUT		UP	+1.44V +6.7V
			DOWN	-4.47V -6.24V

## DELAY\*

	POT SET AT 0K	POT SET AT 15K
INPUT F	7 USEC	34 USEC
A-Q	72 USEC	370 USEC
P-G	300 MSEC	1.75 MSEC
A-R	1.80 MSEC	9 MSEC
A-B	9 MSEC	39 MSEC
P-H	140 MSEC	650 MSEC

\* DELAY IS MEASURED FROM THE TIME D28 REVERSE BIASES TO WHEN OUTPUT C CROSSES GROUND.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME GENERAL DELAY CIRCUIT		4-25-63	1168008					
DESIGN		9-17-63	117832					
DETAIL		7-1-64	119012-B					
CHECK								
APPRO								

734342

2-2


734342

ASQ-

P/N: 372245

REFERENCE DRAWING  
PRODUCTION DRAWING 372245

ALLOY CLUTCH MAGNET DRIVER




SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTORS ON, OUTPUT UP.
2. INPUT DOWN: TRANSISTORS OFF, OUTPUT DOWN.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
B, C	Y	INPUT	UP	-0.65V -0.05V
			DOWN	-5.81V -12V
A, D	V	OUTPUT	UP	-0.8V +0.24V
			DOWN	-18V -22V
F, E	CLAMP		UP	-12V -12V
			DOWN	-12V -12V

DELAY

TURN ON (USEC) 1  
TURN OFF (USEC) 30



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME ALLOY CLUTCH MAGNET DRIVER				3-25-63	116800					
DESIGN				17MAY65	122676	GLK				
DETAIL				15JAN68	132410	GMS				
CHECK										
APPRO										
3-25-63										
CHECK										

734342

AXA-

REFERENCE DRAWING  
PRODUCTION DRAWING 372197

## SDTDL LS 4 2-WAY POSITIVE AND LOGIC BLOCKS WITHOUT LOADS



## OTHER DESIGNATIONS:

-0, +A0, -0A, +AA, -00

## SEQUENCE OF OPERATION:

1. ALL INPUTS UP: TRANSISTOR OFF, OUTPUT DOWN.
2. ANY INPUT DOWN: TRANSISTOR ON, OUTPUT UP.


## DELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
N.A.F.	20FEB62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 4 2-WAY POS AND LOGIC BLOCKS WITHOUT LOADS		3-25-63	116300					
DESIGN		10-21-63	118933					
DETAIL		10DEC65	126162	GLK				
CHECK		23FEB66	127160	CLK				
APPRO		12-10-62						
CHECK								

AXC-  
P/N 372202 EC: 0114295

-0.1V  
-0.65V




Diagram of the component side of a 24-pin DIP package. The package is shown with pins numbered 1 to 24 on the left and 25 to 48 on the right. Internal components are labeled with values like 18K, 10.7, 3.3K, 560 n, 3.9K, 3.9K, 10.7, 1500 PF, and 484959. A T9 component is shown connected to pins 1 through 10. A legend at the bottom identifies the pins: R, Q, N, L, J, G, E, C, A, P, M, K, H, F, D, B, and GND.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE



INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTOL LS 1 2-WAY, 1 3-WAY NEG			3-25-63	116800					133309
AND-NEG OR LOGIC BLOCKS WITH LOADS									
DESIGN		MODEL SMS 1440							
DETAIL		SCALE NONE							
CHECK		DRAW HOE 12-12-62							
APPRO		CHECK							

1992, U.S. dollar

AXG-

P/N: 372206 EC: 0114295


### \* FUNCTION OF LOAD



CONF. 1-3 +0  
CONF. 4 +A,-00,+AA,-0A,+AO

1. PINS A,B,C,E MUST BE DOWN TO HAVE A DOWN LEVEL AT D18.
2. PINS G,L,Q,R MUST BE DOWN TO HAVE A DOWN LEVEL AT D15.
3. A DOWN LEVEL AT O14, OR O15, OR D18 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER G,L,Q OR R UP WILL CAUSE AN UP LEVEL AT D15.
5. EITHER A,B,C OR E UP WILL CAUSE AN UP LEVEL AT D18.
6. THE LEVELS AT D18,D15 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE



INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTOL L5 3 4-WAY NEG AND-NEG			3-25-63	116800					
OR LOGIC BLOCKS WITH LOADS									
DESIGN		MODEL SMS 1440							
DETAIL		SCALE NONE							
CHECK		DRAW MDE 12-2-62							
APPRO	113	3-25-63 CHECK							

10

AXH-

P/N: 372207 EC: 0114295


**SOTDL LS FOUR 2-WAY, ONE 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS**



CONF. 1-5 +0  
CONF. 6 +A<sub>1</sub>-00,+A<sub>2</sub>-0A,+A0

1. PINS A AND B MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
2. PINS F,G AND H MUST BE DOWN TO HAVE A DOWN LEVEL AT D19.
3. A DOWN LEVEL AT D7 OR D14 OR D16 OR D19 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A OR B UP WILL CAUSE AN UP LEVEL AT D14.
5. EITHER F OR G OR H UP WILL CAUSE AN UP LEVEL AT D19.
6. THE LEVELS AT D14,D22,D19,D7 AND D16 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME EDTDL LS 4 2-WAY 1 3-WAY NEG				3-25-63	116800					
AND-NEG OR LOGIC BLOCKS WITH LOADS										
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	HDE 12-12-62							
APPRO	3-25-63	CHECK								

C



AXK-


SDTDL LS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS



CONF. 1, 2 +0  
CONF. 3 +A, -00, +AA, -0A, +AO

1. PINS A, B, C, D AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT D16.
2. PINS F, G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D14 OR D16 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A, B, C, D OR E UP WILL CAUSE AN UP LEVEL AT D16.
5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D14 AND D16 MUST BOTH BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

<u>DELAY</u>	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDDTL LS TWO 5-WAY NEG AND			3-25-63	116800					734374
NEG OR LOGIC BLOCKS W DR W/D LOADS			4-10-63	116177	HDL				
DESIGN		MODEL SMS 1440							
DETAIL		SCALE NONE							
CHECK		DRAW MDE 2-7-63							
APPROD	5-25-63	CHECK							

7262714

734318

2-0



734318

REFERENCE DRAWING  
PRODUCTION DRAWING 372212

AXN-

P/N: 372212 EC: 0114296

## SDTDL LS THREE 4-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



## OTHER DESIGNATIONS:

CONF. 1-3 +0  
CONF. 4 +A<sub>0</sub>-00, +AA<sub>0</sub>-0A<sub>0</sub>-0

## SEQUENCE OF OPERATION

1. PINS A, B, C AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT D18.
2. PINS G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT D15.
3. A DOWN LEVEL AT D14, D15 OR D18 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT D18.
5. EITHER G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D15.
6. THE LEVELS AT D18, D15 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.



## DELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	70	240*
TURN OFF (NSEC)	110	515**

\*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 3 4-WAY NEG AND-NEG OR LOGIC BLOCKS WITHOUT LOADS				3-25-63	116800					
DESIGN										
DETAIL										
CHECK										
APPRO										

734318




AXP-

SOTDL LS FOUR 2-WAY, ONE 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



### FUNCTION OF LOAD



CONF. 1-5 +0  
CONF. 6 +A, -OO, +AA, -OA, +AO


1. PINS A AND B MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
2. PINS F,G AND H MUST BE DOWN TO HAVE A DOWN LEVEL AT D19.
3. A DOWN LEVEL AT D7, D14, D16, D19 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A OR B UP WILL CAUSE AN UP LEVEL AT D14.
5. EITHER F,G OR H UP WILL CAUSE AN UP LEVEL AT D19.
6. THE LEVELS AT D7, D14, D16, D19 AND D22 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

WITH 560  $\Omega$ , 1.6K OR 6.2K COLLECTOR RESISTOR

	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	7D	240*
TURN OFF (NSEC)	11D	515* <sup>1/2</sup>

\*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES COP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL 15 4 2-WAY, 1 3-WAY NEG		3-25-63	116800					
AND-NEG OR LOGIC BLOCKS W/O LOADS									
DESIGN		MODEL	SMS 1440						
DETAIL		SCALE	NONE						
CHECK		DRAW	MDE 12-19-62						
APP'D	3-25-63	CHECK							

734320



734320

REFERENCE DRAWING  
PRODUCTION DRAWING 372214

AXQ-

P/N: 372214 EC: 0114296

## SDTL LS FOUR 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS



## OTHER DESIGNATIONS:


CONF. 1-4 +0  
CONF. 5 +A, -00, +AA, -0A, +A0

## SEQUENCE OF OPERATION

1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT D12.
2. PINS Q, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D8, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT D12.
5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D8, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

## DELAY

	MIN	MAX
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARDS			
APPROVAL	DATE		

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTL LS 4 3-WAY NEG AND-NEG	3-25-63	116800					
OR LOGIC BLOCKS WITH LOADS							
DESIGN		MODEL	SMS 1440				
DETAIL		SCALE	NONE				
CHECK		DRAW	HDE 12-19-62				
APPROV	3-25-63	CHECK					



734320

AXR-

P/N: 372240 EC: 0114320

REFERENCE DRAWING  
PRODUCTION DRAWING 372240

## SDTDL LS TWO 2-WAY POSITIVE AND-POSITIVE OR LOGIC BLOCKS WITH LOADS



## OTHER DESIGNATIONS.


CONF. 1,2,4,5 -0  
CONF. 3,6 -A, +0A, -A0, +00, -AA

## SEQUENCE OF OPERATION

1. PINS B AND C MUST BE UP TO HAVE AN UP LEVEL AT D43.
2. PINS D AND A MUST BE UP TO HAVE AN UP LEVEL AT D44.
3. EITHER LEVEL UP AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN OFF, THE OUTPUT WILL BE DOWN.
4. EITHER B OR C DOWN WILL CAUSE A DOWN LEVEL AT D43.
5. EITHER D OR A DOWN WILL CAUSE A DOWN LEVEL AT D44.
6. BOTH LEVELS AT D43 AND D44 MUST BE DOWN TO TURN THE TRANSISTOR ON, THE OUTPUT WILL BE UP.

## DELAY

	MIN	MAX
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 2 2-WAY POS AND-POS OR LOGIC BLOCKS WITH LOADS		3-25-63	116800					
DESIGN	MODEL SMS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW MDE 12-19-62							
APPRO	3-25-63	CHECK						

C

22  
734323

AXS-

P/N: 372241 EC: 0114320

[illegible]

CONF. 1,2,4,5 -0  
CONF. 3,6 -A,+DA,-AO,+OO,-AA


1. PINS B AND C MUST BE UP TO HAVE AN UP LEVEL AT Q43.
2. PINS D AND A MUST BE UP TO HAVE AN UP LEVEL AT Q44.
3. EITHER LEVEL UP AT Q43 OR Q44 WILL CAUSE THE TRANSISTOR TO TURN OFF, THE OUTPUT WILL BE DOWN.
4. EITHER B OR C DOWN WILL CAUSE A DOWN LEVEL AT Q43.
5. EITHER D OR A DOWN WILL CAUSE A DOWN LEVEL AT Q44.
6. BOTH LEVELS AT Q43 AND Q44 MUST BE DOWN TO TURN THE TRANSISTOR ON, THE OUTPUT WILL BE UP.

WITH 680  $\Omega$ , 1.6K OR 6.2K COLLECTOR RESISTOR

	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	70	240*
TURN OFF (NSEC)	110	515**

\*THIS DELAY CAN INCREASE TO 200 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS  
6.2K RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP			DATE	CHANGE NO	APPROVAL	DATE	CHANGE NO	APPROVAL	DEVELOPMENT NO.
NAME: SOTDL LS 2 2-WAY POS AND-POS OR LOGIC BLOCKS WITHOUT LOAS			3-25-63	116800					
DESIGN		MODEL	SMS	1440					
DETAIL		SCALE	NONE						
CHECK		DRAW	MOE	12-19-62					
APPROD	3-25-63	CHECK							


C

REFERENCE DRAWING  
PRODUCTION DRAWING 372244

AXV-

P/N: 372244

## COMPLEMENTARY EMITTER FOLLOWER



## SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T3) ON, OUTPUT UP.
2. INPUT DOWN: TRANSISTOR (T2) ON, OUTPUT DOWN.

NOTES: 1. CONF. #1-#4 MAY ONLY BE DRIVEN BY UNLOADED BLOCKS DUE TO THE 1.3K RESISTOR TIED TO -12V.

2. CONF. #5-#8 ARE USED WHEN DRIVEN BY A CLAMPED LOGIC BLOCK, IP, OR TRIGGER.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
H	Y	INPUT	UP - .65V	DOWN - .05V
L	Y	OUTPUT	UP - 1.25V	DOWN - 6.71V
H	Y	INPUT	UP - .65V	DOWN - 6V
L	Y	OUTPUT	UP - 1.25V	DOWN - 5.51V

\* FUNCTION OF CURRENT SWITCHED.

1. DRIVEN BY LOGIC BLOCK.
2. DRIVEN BY IP, TRIGGER OR CLAMPED LOGIC BLOCK.


## DELAY-MAXIMUM

LOW SPEED DRIVERS:

	TURN ON (NSEC)	TURN OFF (NSEC)
LOGIC BLOCK	70	50
CLAMPED LOGIC BLOCK	24	28
I.P.	36	20

HIGH SPEED DRIVERS:

	TURN ON (NSEC)	TURN OFF (NSEC)
LOGIC BLOCK	46	52
CLAMPED LOGIC BLOCK	39	32
I.P.	56	21



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD

APPROVAL DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				3-25-63	116800					
FOLLOWER				11-21-64	122721	GLK				
DESIGN	MODEL	SMS	1440							
DETAIL	SCALE	NONE								
CHECK	DRAW	MDE	1-3-63							
APPROV	3-25-63	CHECK								





AXW-

P/N: 372236 EC: 0114319

REFERENCE DRAWING  
PRODUCTION DRAWING 372236

## SDTDL LS FOUR 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



## OTHER DESIGNATIONS:

CONF. 1-4 +0  
CONF. 5 +A<sub>1</sub>-80,+A<sub>2</sub>-0A<sub>3</sub>+A<sub>0</sub>

## SEQUENCE OF OPERATION

1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT D12.
2. PINS Q, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT D12.
5. EITHER Q, Q OR P UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.



## DELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	70	240*
TURN OFF (NSEC)	110	515**

\*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTDL LS 4 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITHOUT LOADS				3-25-63	116800					
DESIGN		MODEL	SHS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 12-19-62							
APPROD	3-25-63	CHECK								


734321

REFERENCE DRAWING  
PRODUCTION DRAWING 372239

AXZ-

P/N: 372239

## SDTDL LOW SPEED TRIGGER



OTHER DESIGNATIONS  
TB

## SEQUENCE OF OPERATION

1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE "OFF" OUTPUT IS AT -6V.
3. TRIGGER IS SET BY
  - A) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
  - B) AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
4. TRIGGER IS RESET BY
  - A) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
  - B) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.




## NOTES:

1. THE GATES MUST BE AT THE UP LEVEL 150 NS BEFORE THE AC SET ARRIVES.
2. THE AC SET SHOULD BE AT LEAST 70 NS WIDE AND ITS RISE TIME 70 NS OR LESS.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
E H	Y SET GATE		UP -0.65V	-0.05V
D G	Y AC SET		UP -0.65V	-0.05V
B A	Y AC RESET		DOWN -5.81V	-7.64V
P L	Y RESET GATE		UP -0.65V	-0.05V
Q	Y OC SET		UP -0.65V	-0.05V
F	Y DC RESET		DOWN -6.26V	-7.64V
C	Y "ON" OUTPUT		UP -0.65V	-0.05V
R	Y "OFF" OUTPUT		DOWN -6.26V	-7.64V

## DELAY - NSEC

	TON		TRISE		TOFF		TFALL	
BINARY OPERATION:	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
GATED:	340	40	50	25	825	175	635	155
	350	35	50	20	685	125	475	110



## COMPONENT SIDE

## CIRCUIT AND PACKAGING STANDARD

## APPROVAL DATE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LOW SPEED TRIGGER				3-25-63	116800					
DESIGN				SAUG66	127574	GLK				
DETAIL										
CHECK										
APPROV										

AZK-

P/N: 372275


REFERENCE DRAWING  
PRODUCTION DRAWING 372275

## SDTDL SINGLE SHOT



## SEQUENCE OF OPERATION

1. OPERATION IS INITIATED BY COINCIDENCE OF DOWN LEVELS ON PINS L, D, AND P. T7 TURNS ON AND ITS OUTPUT IS COUPLED THROUGH C26 TO TURN ON T4. T5 TURNS OFF AND THE OUTPUT IS DOWN FOR THE DURATION OF THE DELAY TIME.
2. RESET TO THE OFF CONDITION IS AUTOMATIC AT THE END OF THE DELAY TIME.



PINS	SIGNAL NAME	WAVESHAPE		LEVELS	
				MIN	MAX
L	Y	INPUT	UP	-0.65V	+0.24V
			DOWN	-5.81V	-12.48V
D	Y	INPUT	UP	-0.65V	+0.24V
			DOWN	-5.81V	-12.48V
P	Y	INPUT	UP	-0.65V	+0.24V
			DOWN	-5.81V	-12.48V
B	Y	INPUT	UP	-0.65V	-0.05V
			DOWN	-5.81V	-9.51V

\* THE DELAY TIME IS DETERMINED BY THE CAPACITOR WIRED TO PIN R AND THE SETTING OF THE DELAY POTENTIOMETER.


## DELAY

	MIN	MAX
T <sub>ON</sub> (NSEC)	30	380
T <sub>OFF</sub> (NSEC)	390	340

## WIRE PIN R TO

FOR PULSE WIDTHS  
FROM - TO

E	.39 US	- 3.0 US
A	2.9 US	- 21 US
AC	21 US	- 167 US
F	143 US	- 1.1 MS
ACH	.94 MS	- 7.29 MS
HQ	7.4 MS	- 63 MS
GQ	51 MS	- 340 MS



## COMPONENT SIDE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				3-25-63	116800					
DESIGN				12-11-63	119236					
DETAIL				8-31-64	121295					
CHECK				20JUL65	124792					
APPROD				7JUN66	126392					
APPROD				3-25-63	CHECK					

CEX-

P/N: 372530 EC:0116156

REFERENCE DRAWING  
PRODUCTION DRAWING 372530

SDTDL HS ONE 2-WAY, ONE 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS




CONF. 1, 2, 4, 5 +0  
CONF. 3, 6 +A, -00, +A, -0A, +A0

SEQUENCE OF OPERATION

1. PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
3. EITHER DOWN LEVEL AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER L, B OR C UP WILL CAUSE AN UP LEVEL AT D43.
5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

	MIN	MAX
TURN ON (MSEC)	15	280
TURN OFF (MSEC)	24	300




INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS 1 2-WAY, 1 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITH LOADS				4-24-63	116800C					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	NDE 2-8-63							
APPRO	4-24-63	CHECK								

CEY-

P/N: 372531 EC: 0116156

REFERENCE DRAWING  
PRODUCTION DRAWING 372531

SDTDL HS ONE 2-WAY, ONE 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



## OTHER DESIGNATIONS

CONF. 1, 2, 4, 5 +0  
 CONF. 3, 6 +A, -00, +AA, -0A, +AO



## SEQUENCE OF OPERATION

1. PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
2. PINS A AND O MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
3. EITHER LEVEL DOWN AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT TO BE UP.
4. EITHER L OR B OR C UP WILL CAUSE AN UP LEVEL AT D43.
5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

## DELAY

WITH 560Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	15	280
TURN OFF (NSEC)	24	300



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS 1 2-WAY, 1 3-WAY NEG AND- NEG OR LOGIC BLOCKS W/D LOADS				4-25-63	116800B					
DESIGN		MODEL	SMS 1460							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-8-63							
APPRO		CHECK								




734375

REFERENCE DRAWING  
PRODUCTION DRAWING 372525

734375  
**CEZ-**  
P/N: 372525 EC: 0116156

SOTDL HS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS



OTHER DESIGNATIONS


CONF. 1, 2      +0  
CONF. 3      +A, -00, +AA, -0A, +A0

SEQUENCE OF OPERATION

1. PINS A, B, C, D AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT D16.
2. PINS F, G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D14 OR D16 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A, B, C, D OR E UP WILL CAUSE AN UP LEVEL AT D16.
5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D14 AND D16 MUST BOTH BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	15	280
TURN OFF (NSEC)	24	300



INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	SOTDL HS TWO 5-WAY NEG AND- NEG OR LOGIC BLOCKS W OR W/O LOADS	DATE	4-25-63	CHANGE NO.	1168009	APPROVAL	
DESIGN		MODEL	SMS 1460				
DETAIL		SCALE	NONE				
CHECK		DRAW	P.O.E 12-8-63				
APPRO		CHECK					

C


734375



DEP-

REFERENCE DRAWING  
PRODUCTION DRAWING 372196

## SDTDL LS 4 2-WAY POSITIVE AND LOGIC BLOCKS WITH LOADS



\* FUNCTION OF LOAD

## OTHER DESIGNATIONS:

-0, +A0, -0A, +AA, -00

## SEQUENCE OF OPERATION


1. ALL INPUTS UP: TRANSISTOR OFF, OUTPUT DOWN.
2. ANY INPUT DOWN: TRANSISTOR ON, OUTPUT UP.

## DELAY

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
N.A.F.	20FEB62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL LS 4 2-WAY POS AND LOGIC BLOCKS WITH LOADS	3-25-63	116800					
DESIGN		10-21-63	118933					
DETAIL		100EC55	126162	GLK				
CHECK		23FEB66	127160	GLK				
APPRO								

729909

STANDARDS  
CODE

CARD CODE


729909

D F J -


# REFERENCE DRAWING

SEE PRODUCTION DRAWING 370232

TDL & TRL LOAD CARD



APPLICATION  
1. USED FOR TDL AND TRL COLLECTOR LOADING  
2. MAY BE USED IN PARALLEL IN CERTAIN APPLICATIONS



CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	
ABC		4-2-62	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				6-29-62	115599					729909
LOAD CARD				7-30-63	117824					
DESIGN	RQ	2-1-62	SCALE	SMS 8018						
CHECK	WH	3-1-62	DRAW	JRP 7-11-63						
APPRO			CHFLR	7-12-63						

STANDARDS  
CODE  
2-7045

CARD CODE



729910

D F Q -

## REFERENCE DRAWING

SEE PRODUCTION DRAWING 370225

## INVERTING POWER DRIVER



## SEQUENCE OF OPERATION

1. INPUT DOWN, TRANSISTOR ON, OUTPUT UP.
2. INPUT UP, TRANSISTOR OFF, OUTPUT DOWN.
3. 820Ω COLLECTOR RESISTOR RETURNED TO -12 VOLTS WHEN DRIVING NEGATIVE "OR" INPUTS OF DOUBLE LEVEL LOGIC BLOCKS AND WHEN DRIVING TRIGGER AC INPUTS.

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN	MAX
B, R, Q	Y	INPUT	UP	-0.65	-0.10
			DOWN	-7.14	-5.84
A, O, P	Y	OUTPUT	UP	-0.65	-0.10
			DOWN	-6.06	-6.8

## DELAY - NSEC

	MINIMUM	MAXIMUM
TURN DN	10.0#	50.0#
TURN DFF	14.0#	35.0#


\*ASSUMES LOAD OF 10 LOGIC BLOCKS AND TR INPUT OF 70 NSEC AND INPUT TF OF 135 NSEC.

K ASSUMES LOAD OF 4 LOGIC BLOCKS AND INPUT TR OF 35 NSEC AND INPUT TF OF 70 NSEC.

RISE TIME	16.0	70.0# TO 110.0#
FALL TIME	75.0	125.0# TO 190.0#

#OCCURS WHEN DRIVING TRIGGERS.

#OCCURS WHEN DRIVING LOGIC BLOCKS.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TRANSISTOR -				6-29-62	115599					
INVERTING POWER DRIVER				12-30-62	119217					
DESIGN	RQ	3-1-62	SCALE	SMS						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							


CIRCUIT FAMILY

SDTDL

729910



SDTDL NON-INVERTING POWER DRIVER




- SEQUENCE OF OPERATION
1. OUTPUT WILL FOLLOW INPUT
  2. PINS R, F, B, AND G MAY BE CONNECTED TO PIN H (-12) FOR CERTAIN APPLICATIONS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
H, C, D, P	Y	INPUT	UP	-0.65 -0.10
			DOWN	-5.81 -8.8
L, A, E, Q	Y	OUTPUT	UP	-1.10 -0.22
			DOWN	-7.30 -5.83

DELAY - NSEC	MINIMUM	MAXIMUM
TURN ON	6.0	20.0
TURN OFF	6.0	28.0

OUTPUT RISE AND FALL TIMES ARE WITHIN ±10 NSEC'S OF THE INPUT RISE AND FALL TIMES, RESPECTIVELY.



CIRCUIT AND PACKAGING STANDARD			
APPROVAL	DATE	APPROVAL	DATE
ABC	4-2-62		


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL			6-27-62	115599					729911
NON-INVERTING POWER DRIVER				1-3-63	116034					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LIG	3-17-62					
APPRO			CHECK							

REFERENCE DRAWING  
PRODUCTION DRAWING 370244

DGC—

P/N: 370244

## SDTDL MEMORY .150 USEC DELAY LINE




## SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T<sub>2</sub>) ON, TRANSISTOR (T<sub>1</sub>) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T<sub>2</sub>) OFF, TRANSISTOR (T<sub>1</sub>) ON, OUTPUT UP.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
L	Y	INPUT	UP	-0.65V
			DOWN	-6.06V
Q	Y	INPUT	UP	-0.39V
			DOWN	-2.66V
A	Y	OUTPUT	UP	-0.65V
			DOWN	-5.81V

\* DOWN LEVEL IS A FUNCTION OF LOAD  
DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
T <sub>ON</sub> (NSEC)	50	60	70
T <sub>OFF</sub> (NSEC)	55	68	80



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				1-17-63	116800A					
DELAY LINE				1-25-65	123184					
DESIGN		MODEL	SMS 1440	140CT65	125832					
CHECK		SCALE	NONE							
APPROD	1-17-63	CHECK	MOE 1-9-63							

734349


REFERENCE DRAWING  
PRODUCTION DRAWING 370245

734349

DGD-

P/N: 370245

## SDTDL MEMORY .280 USEC DELAY LINE



## SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T<sub>2</sub>) ON, TRANSISTOR (T<sub>1</sub>) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T<sub>2</sub>) OFF, TRANSISTOR (T<sub>1</sub>) ON, OUTPUT UP.


PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
				MIN	MAX
L	Y	INPUT	UP	- .65V	- .1
			DOWN	-6.06V	-7.04V
Q	Y	INPUT	UP	- .39V	0.0V
			DOWN	-2.66V	-3.54V
A	Y	OUTPUT	UP	- .65V	- .1V
			DOWN	-5.81V	-6.76V

.280 USEC

\* DOWN LEVEL IS A FUNCTION OF LOAD

DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
T <sub>ON</sub> (NSEC)	50	60	70
T <sub>OFF</sub> (NSEC)	55	68	80



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD			
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
SDTDL MEMORY .280 USEC	3-25-63	116800					
DELAY LINE	14OCT65	125832					
DESIGN		MODEL	SHS 1440				
DETAIL		SCALE	NONE				
CHECK		DRAW	HDE 1-9-63				
APPRO	3-25-63	CHECK					


734349

DGF-

P/N: 370247

REFERENCE DRAWING  
PRODUCTION DRAWING 370247

SDTDL MEMORY .525 USEC DELAY LINE




SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T<sub>2</sub>) ON, TRANSISTOR (T<sub>1</sub>) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T<sub>2</sub>) OFF, TRANSISTOR (T<sub>1</sub>) ON, OUTPUT UP.

PINS	SIGNAL NAME	WAVESHAPE		LEVELS	
				MIN	MAX
L	Y	INPUT	UP	-.65V	-.1V
			DOWN	-6.06V	-7.04V
Q	Y	INPUT	UP	-.39V	-0.0V
			DOWN	-2.66V	-3.54V
A	Y	OUTPUT	UP	-.65V	-.1V
			DOWN	-5.81V	-6.76V

\* DOWN LEVEL IS A FUNCTION OF LOAD.  
DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
T <sub>DN</sub> (NSEC)	50	60	70
T <sub>OFF</sub> (NSEC)	55	68	80



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				3-25-63	116800					
DELAY LINE				14OCT65	125832					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		ORAW	MDE 1-9-63							
APPROD	3-25-63	CHECK								

REFERENCE DRAWING  
PRODUCTION DRAWING 370249

DGH-

P/N: 370249

## SDTDL MEMORY 1.200 USEC DELAY LINE



## SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T<sub>2</sub>) ON, TRANSISTOR (T<sub>1</sub>) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T<sub>2</sub>) OFF, TRANSISTOR (T<sub>1</sub>) ON, OUTPUT UP.


PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
L	Y	INPUT	UP	-0.65V -0.1V
			DOWN	-6.06V -7.04V
Q	Y	INPUT	UP	-0.39V -0.0V
			DOWN	-2.66V -3.54V
A	Y	OUTPUT	UP	-0.65V -0.1V
			DOWN	-5.81V -6.76V

1.200 USEC

\* DOWN LEVEL IS A FUNCTION OF LOAD

DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
T <sub>ON</sub> (NSEC)	50	60	70
T <sub>OFF</sub> (NSEC)	55	68	80



COMPONENT SIDE





INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD			
NAME	DATE	CHANGE NO.	APPROVAL	APPROVAL	DATE	APPROVAL	DEVELOPMENT NO.
SDTDL MEMORY 1.200 USEC	3-25-63	116800					
DELAY LINE	14OCT65	125832					
DESIGN							
DETAIL							
CHECK							
APPROD	3-25-63	CHECK					



DGS-



REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370347


INDICATOR DRIVER



### SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT UP
2. INPUT UP TRANSISTOR OFF OUTPUT DOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
L,R, P,H, C,G	Y INPUT		UP	-0.65	0.10
			DOWN	-5.81	-7.64
A,F, E,D, C,B	S OUTPUT		UP	-1.67	
			DOWN	-9.62	



**COMPONENT SIDE**

CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM YSTR - INDICATOR				SEE INDEX CARD						729912
DRIVER				1MAR63	116026					
DESIGN		MODEL	SMS							
DETAIL	RQ	1MAR62	SCALE	NONE	1FEB64	119685				
CHECK	WM	1MAR62	DRAW	LTG 18FEB64	18FEB 66	126401-6			CIRCUIT FAMILY	
APPRO			CHECK	S.J. 14FEB 66					SDTRL	

2

729913

STANDARD CODE

CARD CODE


729913

D G T -

## REFERENCE DRAWING

SEE PRODUCTION DRAWING 370380

## 2-WAY LOGIC BLOCK LOW SPEED WITH LOADS



## SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN	MAX
A, D, H, Q	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
B, E, L, P	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
C, F, R	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: SOTDL - LOW SPEED


LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN. 75	MAX. 100
TURN OFF (NSEC)	40	200

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SOTDL-2-WAY	4-21-62	115599					
LOGIC BLOCK LOW SPEED WITH LOADS		3-19-63	116153					
DESIGN	RQ 3-1-62	MODEL	SMS					
DETAIL	WH 3-1-62	SCALE	NONE					
CHECK	WH 3-1-62	DRAW	LIG 3-17-62	10DEC65	126162	GLK		
APPRO		CHCK			132164			

729913

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370379

SDTDL 2-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT DOWN TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
A, D, H, Q	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
B, E, L, P	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
C, F, R	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8


DELAY: SOTOL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100
TURN OFF (NSEC)	40	200

THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.




CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SOTOL 2-WAY	4-27-62	115599					
LOGIC BCK	LOW SPEED WITHOUT LOADS	1-3-63	116034					
DESIGN	RQ 3-1-62	SCALE	NONE					
CHECK	WH 3-1-62	DAW	LIG 3-17-62					
APPRO		CHECK						

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370378

STDTL 3-WAY LOGIC BLOCK LOW SPEED WITH LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN	MAX
E, H, A	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
F, Q, B	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
G, R, D	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
L, P, C	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: STDTL - LOW SPEED


LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: CARB ASM TSTR-SOTDL-3-WAY		29JUN62	115599					
LOGIC BLOCK LOW SPEED WITH LOADS		3JAN63	116034					
DESIGN	RQ	1MAR62	SCALE	NON				
CHECK	WM	1MAR62	DRAW	LIG	5MAR68			
APPRO	GS	10JUN68	CHECK		12JUN68	132888	GWS	

STANDARD  
CODE  
2-6111


729916

CARD CODE 729916  
D G W -

# REFERENCE DRAWING

SEE PRODUCTION DRAWING 370377

## SDTDL 3-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



### SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN	MAX
E, H, A	Y	INPUT	UP	-.65	-.1
			DOWN	-5.81	-8.8
F, Q, B	Y	INPUT	UP	-.65	-.1
			DOWN	-5.81	-8.8
G, R, C	Y	INPUT	UP	-.65	-.1
			DOWN	-5.81	-8.8
L, P, C	Y	OUTPUT	UP	-.65	-.1
			DOWN	-5.81	-8.8

DELAY: SDTDL - LOW SPEED


LOGIC CLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100**
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL 3-WAY	29JUN62	115599					
LOGIC	BCK LOW SPEED WITHOUT LOADS							
DESIGN		3JAN63	116034					
DETAIL	RQ 1MAR62 SCALE NONE	21OCT63	118933					
CHECK	WH 1MAR62 DRAW LIG 5MAR68	3FEB68	132161					
APPRO	GS 10JUN68 CHECK	12JUN68	132888	GWS				

729916



REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370376

SDTDL-5-WAY LOGIC BLOCK LOW SPEED WITH LOADS



- SEQUENCE OF OPERATION
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
  2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
  3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, F	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
B, H	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
C, L	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
D, Q	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
E, R	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8
G, P	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.81 -8.8

DELAY: SDTDL - LOW SPEED


LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN	MAX
TURN OFF (NSEC)	75	180*
	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTER-CHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SDTDL 5-WAY				29JUN62	115599					
LOGIC BLOCK LOW SPEED WITH LOADS				30JUL63	117803					
DESIGN				15SEP64	121632					
CHECK				1APR66	126401J	GLK				
APPRO				12FEB68	132160					

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62


M1	239911B	SDTDL
M2	361431	ESD
M3	369179	102
T1	369179	102
T2		
T3		
T4		
T5		
T6		

729918  
STANDARD  
CODE  
2-7045

CARD CODE  
D G Y -  
729918

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370375

SDTDL 5 WAY LOGIC BLOCK LOW SPEED WITHOUT LOAD



- SEQUENCE OF OPERATION
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
  2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
  3. COLLECTORS MUST BE LOADED
  4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, P	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.8 -8.8
B, N	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.8 -8.8
C, L	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.8 -8.8
D, Q	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.8 -8.8
E, R	Y	INPUT	UP	-0.65 -0.1
			DOWN	-5.8 -8.8
G, P	Y	OUTPUT	UP	-0.65 -0.1
			DOWN	-5.8 -8.8


DELAY: SDTDL - LOW SPEED  
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN 75	MAX 100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVED THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	
ABC		2APR62	
CHANGE NO.	APPROVAL	DEVELOPMENT NO.	729918
		CIRCUIT FAMILY	
		SDTOL	

INTERNATIONAL BUSINESS MACHINES CORP.			
NAME	CARD ASM TSTR-SDTDL 5-WAY	DA	29 JUN 62
LOGIC BLOCK	LOW SPEED WO/LOAD		30 JUL 62
DESIGN		MODEL	SMS
DETAIL	RQ 1MARG2	SCALE	NONE
CHECK	WH 1MARG2	DRAW	LIG 23OCT67
APPRO		CHECK	JD 26OCT67

CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
115599					
117803					
121632					
126401J	GLK				
132159					


CARD CODE	729919
D G Z -	.

SEE PRODUCTION DRAWING 370373

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR


\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY IMPJT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
A	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
B	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
C	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
D	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
E	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
F	V	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
G	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
H	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
Q	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
R	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
P	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR 10-WAY				6-29-62	115599					729919
LOGIC BLOCK LOW SPEED WITH LOAD				12-30-63	119217					
DESIGN		MODEL								
RQ -1-62		SCALE NONE								
WH 3-1-62		DRAW LIG 3-17-62								
CWECH										CIRCUIT FAMILY
AREDD										SDTL


1019

2-2


CARD CODE	729921
D H B -	

INVERTER LOW SPEED WITH LOAD

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370348



- SEQUENCE OF OPERATION
1. INPUT DOWN TRANSISTOR ON OUTPUT UP
  2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
  3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN



PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
R,Q,P, E,G,H	Y INPUT		UP -0.65	-0.1
			DOWN -5.81	-8.8
A,B,C, D,F,H	Y OUTPUT		UP -0.65	-0.1
			DOWN -5.81	-8.8


DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100 *
TURN OFF (NSEC)	40	200 **

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR -				6-29-62	115599					
INVERTER LOW SPEED WITH LOAD				1-3-63	116934					
DESIGN	RQ	3-1-62	SCALE	NONE	7-12-63	116192				
CHECK	WH	5-1-62	DRAW	JAB	3DEC65	8-31-64	121906			
APPRO			CHECK	HOG	3DEC65		126401			

729921

C

729921

2-0

729922


STANDARD CODE

CARD CODE 729922  
D H C -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370372

SOTDL INVERTER LOW SPEED W/O LOAD



- SEQUENCE OF OPERATION
1. INPUT DOWN TRANSISTOR ON OUTPUT UP
  2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
  3. ALL COLLECTORS MUST BE LOADED
  4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN	MAX
A, Q, P, E, G, H	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
A, B, C, D, F, L	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN.	MAX.
	75	100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.  
\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

SINGULI AND PACKAGING STANDARD			
APPROVAL		DATE	
ABC		4-2-62	


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	729922
NAME CARD ASM TSTR- SOTDL				4-2-62	115599						
INVERTER LOW SPEED W/O LOAD											
DESIGN	RQ	3-1-62	SCALE	SHS							
DETAIL	WM	3-1-62	DRAW	LIG	3-17-62						
APPRO			CHECK								



729925

STANDARDS  
CODE  
2-7045CARD CODE  
729925  
D H F -REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370350

## TRIGGER AND DRIVER



## SEQUENCE OF OPERATION

THE RESET INPUT RESPONDS TO A NEGATIVE VOLTAGE LEVEL. RESETTING TURNS T6, T7, T5 AND T8 ON AND THE OTHER TRANSISTORS WILL BE IN THE OPPOSITE STATE. THE GATES ARE CONDITIONED BY A POSITIVE VOLTAGE LEVEL AND THE AC SET IS RESPONSIVE TO A POSITIVE VOLTAGE LEVEL. THUS, TO SET THE TRIGGER MEANS TO TURN OFF THE TRANSISTOR WHOSE GATE AND SET ARE BOTH POSITIVE. THE DC SET RESPONDS TO A NEGATIVE VOLTAGE LEVEL. THUS, WHEN THE TRIGGER IS DC SET, T2, T3, T1 AND T4 WILL BE ON.



	T <sub>DN</sub>		T <sub>RISE</sub>		T <sub>OFF</sub>		T <sub>FALL</sub>	
	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
BINARY OPERATION:	123	36	63	16	240	115	200	95
GATED:	135	40	48	16	205	82	160	61

NOTE: T<sub>ON</sub> IS DEFINED AS THE DELAY FROM THE TIME AN AC INPUT SIGNAL ARRIVES UNTIL THE "OFF" TRANSISTOR HAS TURNED ON COMPLETELY. THIS IS MEASURED FROM THE TIME THE AC INPUT HAS SHIFTED 10%.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
C, O	Y	GATE	UP -0.65	-0.1
H, F	Y	AC SET	UP -0.65	-0.1
R	Y	DC SET	UP -0.65	-0.1
A	Y	RESET	UP -0.65	-0.1
Q, P	Y	OUTPUT	UP -1.1	-7.3
B, E	Y	OUTPUT	UP -1.1	-2.2
G, L	Y	GATE	UP -0.65	-0.1

IN THE POSITIVE DIRECTION UNTIL THE "OFF" TRANSISTOR HAS SHIFTED 90% POSITIVE.

T<sub>OFF</sub> IS MEASURED FROM THE TIME AN AC INPUT HAS SHIFTED 10% POSITIVE UNTIL THE OUTPUT OF THE "ON" TRANSISTOR HAS SHIFTED 90% NEGATIVE.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TRANSISTOR - TRIGGER AND DRIVER		6-29-62	115599					
DESIGN		1-3-63	116034					
DETAIL RQ		3-1-62	SCALE	NONE	12-30-68	119217		
CHECK WH		3-1-62	DRAW	LIG	2-17-62	121632		
APPRO		9AUG66	127574	GLK				

CIRCUIT FAMILY  
SOTOL

729925




REFERENCE DRAWING  
SEE PRODUCTION DRAWING 370352



### SEQUENCE OF OPERATION

1. THE FIRST LEVEL OF DIODES OF BOTH T15 AND T10 PERFORM A NEGATIVE AND, AND THE SECOND LEVEL OF DIODES PERFORM A NEGATIVE OR INVERT FUNCTION. THE DIODES OF T7 AND T7 PERFORM A NEGATIVE AND INVERT FUNCTION. THE OUTPUTS OF T15 AND T10 DRIVE THE DIODES OF T7. THE OUTPUTS OF T15, T10 DRIVE THE DIODES OF T7. THE OUTPUTS OF T15, T10 AND T7 ARE FED INTO THE FIRST LEVEL OF DIODES OF T14 WHICH PERFORMS A NEGATIVE AND FUNCTION. THE SECOND LEVEL OF DIODES AND T14 PERFORM A NEGATIVE OR INVERT FUNCTION. THIS CIRCUIT IS USED TO CHECK FOR ODD PARITY OF A TAPE CHARACTER. T15 AND T10 ARE EXCLUSIVE OR'S THAT EACH DETERMINE IF TWO BITS ARE ODD OR EVEN PARITY AND THEN T14, ANOTHER EXCLUSIVE OR, COMPARES THE OUTPUTS OF T15 AND T10 TO DETERMINE IF ALL FOUR BITS ARE EVEN OR ODD PARITY.
2. THE CARD COOFS SHOWN IN THE BLOCKS REFER TO INDIVIDUAL CARDS SIMILAR TO THAT PORTION OF CIRCUITRY
3. DELAY - NSEC  
INPUTS TO OUTPUT: MIN. MAX.  
TURN ON 32 263  
TURN OFF 27 213

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
P, G Q, R	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
C, O E, F	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
L	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8

[illegible]

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SOTOL					SEE INDEX CARD					
MUP NUMBER 3										
DESIGN		MODEL	SMS	4-10-63	116155					
DETAIL		SCALE	NONE	11-5-63	118934					
CHECK		DRAW	LIG 5-27-64	7-7-64	119024					

C



734301

734301

DHV-

REFERENCE DRAWING  
PRODUCTION DRAWING 372123

LS 1 6-WAY, 1 4-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



## OTHER DESIGNATIONS:

+0, -A0, +0A, +00, I, 3D, 1A

## SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


## RELAY

WITH 560  $\Omega$ , 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	LS 1 6-WAY, 1 4-WAY			3-25-63	116800					
NEG. AND LOGIC BLOCKS WITHOUT LOADS				12-30-63	119217					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 12-10-62							
APPRO										

CIRCUIT FAMILY  
SDTDL

734301


DHW-

P/N: 372191 EC: D114410A

REFERENCE DRAWING  
PRODUCTION DRAWING 372191

SDTOL LATCH

TYPICAL APPLICATION\*



\* CONFIGURATION #7 IS NOT A PART OF THE CARD AND IT MUST BE AN UNLOADED LOGIC BLOCK.

OTHER DESIGNATIONS

CONF. 1, 3, 5, 7 +0, -AO, +OA  
CONF. 2, 4, 6 I, IO, IA



SEQUENCE OF OPERATION (TYPICAL APPLICATION)

1. DOWN LEVEL ON PINS 1 AND 2 CAUSES TRANSISTOR IN SET BLOCK T3 TURN ON, OUTPUT (T1FO TO PIN Q OF LATCH) TO BE UP.
2. AN UP LEVEL AT INVERTER INPUT RESULTS IN DOWN LEVEL AT THE OUTPUT.
3. ALL INPUTS TO -A BLOCK DOWN, TRANSISTOR TURNS ON. LATCH IS NOW SET.
4. ALL LEVELS ON LATCH REMAIN STABLE, EVEN WHEN SET INPUT LEVELS CHANGE.
5. AN UP LEVEL ON PINS B OR C CAUSES TRANSISTOR IN -A BLOCK OF LATCH TO TURN OFF, OUTPUT (PIN Q) GOES DOWN. LATCH IS NOW RESET.

PINS	SIGNAL NAME	WAVESHAPE		LEVELS	
				MIN	MAX
1	Y SET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
2	Y SET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
A	Y OUTPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
B	Y RESET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
C	Y RESET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
Q	Y OUTPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V

DELAY - NSEC

		MIN	MAX
PINS A, B OR C TO PIN Q	TURN ON	75	100
	TURN OFF	40	200
PIN Q TO PIN A	TURN ON	75	100
	TURN OFF	40	200





COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTOL LATCH				4-17-63	116800A		5-2-63	116801		
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MOE	2-7-63						
APPROV	4-17-63	CHECK								

DHY-

P/N:372193 EC:0114678



+0, -A0, +0A, +00, I, ID, IA

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN

WITH 560  $\Omega$ , 1.6K OR 6.2K COLLECTOR RESISTOR

	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDDTL LS 1 8-WAY 1 2-WAY NEG				3-25-63	116800					134302
AND LOGIC BLOCKS WITHOUT LOADS										
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		ORA	MDE 12-10-62							
APPRO	3-25-63	CHECK								

734 302




2-2

CARD CODE 373329  
D J A-

SHEET 1 OF 3 373329

STANDARDS  
CODE  
2-7045


SWITCH CORE MATRIX UNITS



NOTES  
NUMBERS NEXT TO COIL INDICATE THE PINS ON THE MODULE INDICATED.  
THIS IS NOT A POINT TO POINT WIRING DIAGRAM.

INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD			
NAME	DATE	CHANGE NO.	APPROVAL	APPROVAL	DATE	CHANGE NO.	APPROVAL
TWIN CARD ASM- BUFFER	SEE INDEX CARD						
MATRIX SWITCH CARD	10-28-63	D118973	GWS		9FEB67	126567	GWS
DESIGN RK 12-11-64		D119688			13APR67	D131143	GWS
DETAIL JWS 12-26-64		31AUG65	GLK				
CHECK GWS 7-3-62		7FEB66	GLK				
APPROD GWS 7-3-62							

SWITCH CORE MATRIX TENS



2-2  
CARD CODE 373329  
D J A-

NOTES  
NUMBERS NEXT TO COIL INDICATE THE PINS ON THE MODULE INDICATED  
THIS IS NOT A POINT TO POINT WIRING DIAGRAM

INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD			
NAME TWIN CARD ASM-BUFFER				APPROVAL		DATE	
MATRIX SWITCH CARD				WAC (GS)		4-17-62	
DESIGN	R K	12-11-61	MODEL	SMS	DATE	CHANGE NO.	APPROVAL
DETAIL	JWS	12-26-61	SCALE	NONE	10-28-63	126567	GWS
CHECK			DRAW	LIG	2-11-64	1311143	GWS
APPROD	GWS	7-3-62	CHECK		31AUG65		
					7FEB66		


C



373329


**STANDARDS  
CODE**

**SHEET 3 OF 3**



PART NO.	VALUE	QTY.

POSITION	VALUE	LEFT HOLE	RIGHT HOLE
1	JO.8	0753	2353
2	JO.8	0759	2359
3	JO.5	0862	1862
4	JO.9	1052	2852
5	JO.6	1156	2356
6	JO.3	1458	2058
7	JO.5	1755	2755
8	JO.7	2765	4165
9	JO.7	3151	4551
10	JI.0	3155	5155
11	JO.7	3260	4660
12	JO.5	3958	4958
13	JO.6	4152	5352
14	JI.6	5362	8562
15	J2.0	5761	9761
16	J2.0	5956	9956
17	JI.4	6163	8963
18	JI.4	6366	9166
19	JI.8	6654	10254
20	JO.5	7067	8067
21	JO.5	7355	8355
22	JI.0	7369	9369
23	JI.05	7464	9564
24	JO.65	7871	9171
25	JO.5	8252	9252
26	JI.05	8260	10360
27	JO.45	8758	9658
28	JO.3	8855	9455
29	JO.3	9551	10151
30	J	0637	3039
31	J	1037	4841
32	J	1039	3841
33	J	2627	4027
34	J	2841	5037
35	J	5637	8039
36	J	6037	9841
37	J	6039	8841
38	J	7627	9027
39	J	7841	10037



SECTION A-A  
SCALE 4/1

28	○ 019	160	○
27	○ 018	150	○
26	○ 017	140	○
			○
25	○		○
24	○		○
23	○		○
22	○		○
21	○		○
20	○		○
			○
			○

**TOP VIEW**

NOTE XI

- NOTES**
- X** CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893151, 893153
- II** ASSEMBLE TO ENGINEERING SPECIFICATION 893149 AND 893001
- XII** "J" INDICATES JUMPERS, PART NUMBER 532031 FOR POSITION 1 THROUGH 39 EXCEPT FOR POSITIONS 3, 6, 8, 10, 11, 12, 20, 21, 22, 24, 25, 27, 28, AND 29 WHICH WILL USE PFT NUMBER 491296. CUT LENGTHS AS REQUIRED FOR POSITIONS 1 THROUGH 39.
- XIII** ASSEMBLE JUMPERS PART NUMBER 491296 AND 532031, BEFORE MODULE, PART NUMBER 483185. JUMPERS MUST NOT INTERFERE WITH MODULE LEADS IN POSITIONS 30 THROUGH 39.

**XIV** REFER TO FIELD SERVICE DRAWING 734415 WHEN MAKING CHANGES TO THIS ASSEMBLY.

**XV** APPLY FIBRE INSULATOR PART NUMBER 814286 TOPS OF PART NUMBER 483184. MAKE 814286 PROJECT. .010 - .030 ABOVE TOP EDGE OF 483184 ( EDGE AWAY FROM CARD TABS.)

PW 13 APR 67

## CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
----------	------

WAC GS

4-17-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME TWIN CARD ASM-BUFFER				SEE EC HISTORY			2FEB67	126567	GWS	13-450-0020	
MATRIX SWITCH CARD				28OCT63	D118973	GWS	13APR67	D131143	GWS		
DESIGN	PPH	12-26-61	MODEL	SMS							
DETAIL	PPH	12-29-61	SCALE	NONE							
CHECK	KCB	6-15-62	DRAW	VE	2-19-64						
APPROD	GWS	6-26-62	CHECK								
				31AUG65	125289	GLK					
				7FEB66	0125848	GLK					

373329

C




734404

SHEET 1 OF 3

# SDTDL SINGLE SHOT HAMMER DRIVER

CARD CODE 734404  
DJL-



VOLTAGE	PIN
GND	J 6 1
-6	2
+12	4
+12M	5
+12	6
-60	8

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL SINGLE SHOT HAMMER DRIVER				25APR63	1168000					
DESIGN				13MAR64	120097	WS				
DETAIL				21NOV64	122721	JK				
CHECK				26MAR65	123735	JK				
APPRO					132174					

2-1

CARD CODE 734404


DJL-

SDTDL SINGLE SHOT HAMMER DRIVER  
RECOMMEND MOUNTING ON ONE INCH CENTERS (NOTE XXV)

STANDARDS CODE

734404

SHEET 2 OF 3



PART NO.	VALUE	QTY.
21445	11K	4
21465	7.5K	4
317006	200Ω, 1/2W	4
321196	220Ω, 1W	4
482064	11.8K, 1%	4
483102	INSULATOR	4
483520	CONTACT	8
492504	0.068 UF	4
492658	GFA 1.5A	4
492693	9.1Ω, 1/2W	4
528937	360Ω, 1/2W	4
550050	240Ω	4
211232	AM	4
5301506	100PF	4
2391057	278	4
2399113	HD	4
2414803	133	4



492658(4) FUSE  
483520(8) LUG  
NOTES XXIII, XX

DETAIL A  
4X

HOLE PATTERN  
490322  
HOLE DIAMETER

+0.005  
.047-.000 (1,19+0,13) (174)  
+0.005  
.062-.000 (1,57+0,13) (32) NOTED BY "M" SYMBOL SUFFIX  
+0.003  
.032-.002 (0,81-0,05) (64) NOTED BY "S" SYMBOL PREFIX

POSITION	VALUE	LOWER HOLE	UPPER HOLE
1	200Ω 1/2W	1014	1028
2	JO.35	1414	1421
3	100PF	2014	2028
4	JO.7	2814	2828
5	360Ω 1/2W	3614	3628
6	200Ω 1/2W	4014	4028
7	11.8K 1%	5014	5034
8	360Ω 1/2W	6114	6128
9	200Ω 1/2W	6414	6428
10	JO.5	6814	6828
11	100PF	4615	4629
12	JO.7	7715	7729
13	360Ω 1/2W	8615	8629
14	200Ω 1/2W	8915	8929
15	100PF	9515	9529
16	JO.35	1216	1223
17	11.8K 1%	2416	2436
18	JO.5	5416	5437
19	JO.5	6616	6626
20	100PF	7016	7030
21	11K	9816	9826
22	360Ω 1/2W	0717	0731
23	JO.35	4217	4224
24	JO.5	4817	4827
25	11.8K 1%	7517	7537
26	11.8K 1%	10217	10237
27	JO.4	2618	2626
28	0.068 UF	3018	3038
29	JO.45	7218	7227
30	JO.05	8418	8439
31	JO.45	9118	9127
32	JO.55	1819	1830
33	JO.55	2219	2230
34	JO.55	3419	3430
35	JO.35	3819	3826
36	JO.35	4419	4426
37	JO.05	7919	7939
38	JO.75	10020	10035
39	JO.8	0521	0537
40	0.068 UF	5621	5641
41	JO.05	3222	3242
42	0.068 UF	8125	8145
43	JO.5	2630	2640
44	0.068 UF	10140	10160

POSITION	TYPE	E	B	C	C
T1	278	1346	1548	1350	
T2	278	4046	4248	4050	
T3	278	6546	6748	6550	
T4	278	8946	9148	8950	
T5	133	2276#	1571#	1184X#	X2465#
T6	133	4776#	4071#	3684X#	X4965#
T7	133	7276#	6571#	6184X#	X7465#
T8	133	9876#	9171#	8784X#	X10065#

MODULE POSITION	TYPE	CO-ORDINATES
M1	HD	S2040X S2038 S2035X S2033 SX1733 SX1533 SX1233 SX1235X SX1238 SX1240X SX1540X SX1740X SX1738 SX1735X SX1535X SX1538
M2	HO	S4640X S4638 S4635X S4633 SX4333 SX4133 SX3833 SX3835X SX3838 SX3840X SX4140X SX4340X SX4338 SX4335X SX4135X SX4138
M3	HO	S7140X S7138 S7135X S7133 SX6833 SX6633 SX6333 SX6335X SX6338 SX6340X SX6640X SX6840X SX6838 SX6835X SX6635X SX6638
M4	HO	S9640X S9638 S9635X S9633 SX9333 SX9133 SX8833 SX8835X SX8838 SX8840X SX9140X SX9340X SX9338 SX9335X SX9135X SX9138

XXI MOUNT LEADS OF FUSE 492658 .170 (4,32) FROM SURFACE OF CARD

XXII FIELD REFERENCE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS

- NOTES
- I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893168
  - II ASSEMBLY TO ENGINEERING SPECIFICATION 893001
  - III ALL RESISTORS ARE 1/4 WATT ±5% UNLESS OTHERWISE NOTED
  - IV "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296
  - V DO NOT CRIMP EMITTER AND BASE TRANSISTOR LEADS 2414803, IN POSITION 15, T6, T7 AND T8
  - VI MODULES WILL BE MOUNTED WITH THE NUMBER 1 PIN IN THE UPPER RIGHT HAND CORNER.
  - VII MAXIMUM HEIGHT COMPONENT MAY PROJECT ABOVE SURFACE OF CARD IS .375 (9,52)
  - VIII REFER TO FIELD SERVICE DRAWING, PART NUMBER 734404 WHEN MAKING A CHANGE TO THIS CKT.
  - IX MOUNT LUGS (8) PART NUMBER 483520 IN POSITIONS 83, 84, 85, 86 WITH SLOT ALIGNMENT PARALLEL TO X-X AXIS BEFORE SOLDERING 1.5 AMP FUSES (4). PART NUMBER 492658 ARE TO BE SOLDERED TO LUGS. CENTER FUSE ALONG CENTERLINE OF FUSE LUGS
  - X CENTER DISC PORT NUMBER 483102 ON TOP OF TRANSISTOR 2414803 INSURE THAT THE EDGES OF THE DISC ARE IN INTIMATE CONTACT WITH THE TRANSISTOR

MFG ENG	PW
CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
SIZ	

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL SINGLE SHOT HAMMER	25APR63	116800B					
DRIVER	13MAR64	120097	GWS				
DESIGN	21NOV64	122721	GLK				
DETAIL	26MAR65	123735	GLK				
CHECK							
APPRO		132174					

\*\*X\* INDICATES .025 (0,64) OFF GRID

734404



REFERENCE DRAWING  
PRODUCTION DRAWING 373354


734404

DJI-

P/N: 373354

SHEET 3 OF 3

## SDTDL SINGLE SHOT HAMMER DRIVER



6. PIN A IS A SEPARATE LOW-IMPEDANCE GROUND PATH FOR THE OUTPUT TRANSISTORS. IT MUST BE GROUNDED BY CARD SOCKET WIRING.

## SEQUENCE OF OPERATION

1. PINS B, C, OR H DOWN: CIRCUIT CANNOT BE PULSED.
2. PINS B, C, AND H UP: T4 TURNS ON AND CHARGES C46.
3. T8 THEN TURNS ON AND PROVIDES FEEDBACK TO KEEP T4 ON.
4. T12 ALSO TURNS ON WHICH IN TURN DRIVES T16.
5. CIRCUIT RESETS WHEN C46 DISCHARGES.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
B	Y	INPUT	UP	-0.65V -0.1V
			DOWN	-5.81V -12.48V
C	Y	INPUT	UP	-0.65V -0.1V
			DOWN	-5.81V -12.48V
H	Y	INPUT	UP	-0.65V -0.1V
			DOWN	-5.81V -12.48V
F	OUTPUT	1.16-1.6 MSEC	UP	-2V 0V
			DOWN	-0.34V -66V

## NOTES

1. THE INPUT PULSE WIDTH MUST BE 1.5 USEC OR GREATER TO OPERATE CIRCUIT.
2. CIRCUIT CANNOT BE TRIGGERED MORE FREQUENTLY THAN EVERY 43 MSEC.

## CIRCUIT AND PACKAGING STANDARD

APPROVAL DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL SINGLE SHOT HAMMER				4-25-63	1168008					
DRIVER				3-13-64	120097	GWS				
DESIGN				11-21-64	122721	GLK				
DETAIL				3-26-65	123735	GLK				
CHECK										
APPROB				4-25-63	132174					
CHECK										

734387

2-2


734387

DKJ-

P/N: 372473 EC: 0114747

REFERENCE DRAWING  
PRODUCTION DRAWING 372473


SOTDL RELAY DRIVER LATCHING



SEQUENCE OF OPERATION

1. PINS P AND C DOWN: T6 TURNS ON CAUSING T5 TO TURN ON.
2. WHEN T5 TURNS ON T4 ALSO TURNS ON AND CLAMPS THE BASE OF T6 NEGATIVE. THE CIRCUIT IS NOW LATCHED.
3. TO RESET THE LATCH, A NEGATIVE GOING PULSE IS REQUIRED AT PIN D.

NOTE:  
PINS A AND B ARE USUALLY TIED TO GROUND




PINS	SIGNAL NAME	WAVESHAPE		LEVELS	
				MIN	MAX
P,L	Y INPUT		UP	-6.5V	+2.4V
			DOWN	-5.76V	-12.48V
C,E	Y INPUT		UP	-6.5V	+2.4V
			DOWN	-5.76V	-12.48V
D,G	Y RESET INPUT		UP	-6.5V	+2.4V
			DOWN	-5.76V	-12.48V
H,F	Y OUTPUT		UP	-7V	+2.4V
			DOWN		*

\* DOWN LEVEL DEPENDS UPON THE COLLECTOR RETURN VOLTAGE

DELAY

TURN ON: MAXIMUM OF 800 NSEC  
TURN OFF: NOT APPLICABLE



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL RELAY DRIVER				4-25-63	116800B					
LATCHING										
DESIGN		MODEL	SPS 1460							
DETAILED		SCALE	NONE							
CHECK		DRAW	MOE 2-20-63							
APPRO		CHECK								

734387



734390

REFERENCE DRAWING  
PRODUCTION DRAWING 372496


2-2

734390

DKQ-



P/N: 372496 EC: 0116031

DIFFERENCE AMPLIFIER



SEQUENCE OF OPERATION


1. WHEN INPUT SIGNALS AT PINS C AND B ARE PASSING THROUGH THE ZERO CROSSOVER POINTS, A PULSE WAVE OUTPUT WILL RESULT.
2. AN UP LEVEL AT THE OUTPUT FROM THE INVERTER IS PRODUCED AT THE ZERO CROSSOVER OF THE INPUT SIGNAL TO SENSE AMPLIFIER STAGE I (REFER TO REFERENCE DRAWING WV--)



( 100 NS/DIV )

DELAY (NSEC)

	MIN	MAX
TURN ON	76	124
TURN OFF	100	900



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME DIFFERENCE AMPLIFIER				4-25-63	116800B					
DESIGN		MODEL	SMS 1460							
DETAIL		SCALE	NONE							
CHECK		DRAW	NDE 2-20-63							
APPRO	4-25-63	CHECK								


734390

REFERENCE DRAWING  
PRODUCTION DRAWING 372497

## INHIBIT DRIVER


DKR-

P/N: 372497



## SEQUENCE OF OPERATION

1. IF BOTH INHIBITS D AND R ARE UP, TRANSISTOR T4 IS ON, TRANSISTOR T8 IS OFF AND OUTPUT B IS AT THE VOLTAGE LEVEL APPLIED TO PIN H.
2. IF INPUT D IS DOWN AND R IS UP, TRANSISTOR T4 IS OFF, TRANSISTOR T8 IS ON AND OUTPUT B IS AT GROUND LEVEL.



PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
D P A C	INPUT			MINIMUM	MAXIMUM
			UP	-4.66V	0V
			DOWN	-6.94V	-12.48V*
R L	INPUT			MINIMUM	MAXIMUM
			UP	+1.74V	—
			DOWN	-1.14V	-6.24V*
B E F G	OUTPUT			MINIMUM	MAXIMUM
			UP	NOTE 1	NOTE 1
			DOWN	+0.5V	0V

NOTE 1 - UP LEVEL VOLTAGE VALUE IS THE VOLTAGE APPLIED TO PIN H ± THE SUPPLY TOLERANCE


\* - FUNCTION OF LOAD

DELAY MAXIMUM

TON (N SEC) 900

TOFF (N SEC) 350

0.5	491008	21
0.5	491008	22



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME INHIBIT DRIVER				9-27-63	116691					
DESIGN REL 8-30-63 MODEL SMS 1448				14 OCT 65	125832					
DETAIL REL 8-30-63 SCALE NONE										
CHECK DCK 8-30-63 DRAW VE 8-27-63										
APPRO DCK 11-30-63 CHECK										

734442


734373

CARD CODE 734373  
D K S -REFERENCE DRAWING  
PRODUCTION DRAWING 372501

## 1330 KC OSCILLATOR AND SHAPER



PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
C	Y OUTPUT #2		UP 0.0V	+0.5V
E	Y OUTPUT #1		DOWN -5.86V	-6.64V



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTOL 1330 KC OSCILLATOR AND SHAPER		4-17-63	116800A					
DESIGN		9-11-63	117848					
DETAIL		12-29-64	120699	GLK				
CHECK		14OCT65	125832					
APPROD								
MODEL SMS 1440								
SCALE NONE								
DRAW XCP 18-23-63								
CHECK smk 2-23-65								

734373


CIRCUIT FAMILY  
SDTOL

REFERENCE DRAWING  
PRODUCTION DRAWING 372500

THE OSCILLATOR TURNS ON.

1. WHEN POWER IS UP. THE OSCILLATOR TURNS ON.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
				MIN	MAX
C	Y	OUTPUT #2	UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V
E	Y	OUTPUT #1	UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V



CIRCUIT AND PACKAGING STANDARD		
APPROVAL		DATE
CHANGE NO.	APPROVAL	DEVELOPMENT NO.
		CIRCUIT FAMILY SDTL

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL 1600 KC OSCILLATOR				4-25-63	116800B					73-372
AND SHAPER				9-11-63	117848					
DESIGN		MODEL	SMS 1460							
DETAIL		SCALE	NONE	140CT65	125832					
CHECK		DRAW	JP 18-23-63							CIRCUIT FAMILY SOTDL
APPRO		CHECK	JP 18-23-63							

734420


734420

DKU-

P/N: 372508 EC: 0116056

REFERENCE DRAWING  
PRODUCTION DRAWING 372508

## SDTL INTEGRATOR





## SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR OFF, OUTPUT DOWN
2. INPUT DOWN: TRANSISTOR ON, OUTPUT UP

## DELAY

	MIN	MAX
T <sub>ON</sub> (μSEC)	230	350
T <sub>OFF</sub> (μSEC)	100	122



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTL INTEGRATOR				7-25-63	116800					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	NDE 3-13-63							
APPRO	3-25-63	CHECK								

734420




DKW-

P/N: 372526

REFERENCE DRAWING  
PRODUCTION DRAWING 372526

## SDTDL HS POWER LATCH



## OTHER DESIGNATIONS


CONF. 1, 6 +0  
CONF. 2, 7 +A, -0, +AA  
CONF. 4, 9 -0

## SEQUENCE OF OPERATION

1. THE FIRST SET OF DIODES TO T10 AND T5 PERFORM A NEGATIVE AND FUNCTION AND THE SECOND SET A NEGATIVE OR.
2. THE LATCH OPERATION IS PERFORMED BY COUPLING THE OUTPUT OF T7 AND T8 BACK TO THE NEGATIVE OR OF T10 AND THE OUTPUT OF T2 AND T4 BACK TO THE NEGATIVE OR OF T5.
3. WHEN THE OUTPUT IS DOWN THE CIRCUIT LATCHES BACK AND HOLDS T5 OR T3 ON UNTIL THE CIRCUIT IS RESET.

## NOTE

THE ONE AND TWO DIGIT NUMBERS SHOWN IN THE INDIVIDUAL BLOCKS OF THE BLOCK DIAGRAM REFER TO TRANSISTORS ON THE CARD.




PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
A, E	Y INPUT		UP -0.65V	-0.1V
			DOWN -5.28V	-12.48V
B, F	Y INPUT	SET	UP -0.65V	-0.1V
			DOWN -5.28V	-12.48V
L, Q	Y OUTPUT	STORAGE	UP -0.35V	-0.1V
			DOWN -5.81V	-12.48V
R, D	Y OUTPUT	STORAGE	UP -1.10V	-0.22V
			DOWN -5.83V	-7.30V
P, H	Y INPUT	RESET	UP -0.65V	-0.05V
			DOWN -5.5V	-8.8V
C, G	Y OUTPUT	STORAGE	UP -1.25V	-0.05V
			DOWN -6.71V	-6.71V*

\* FUNCTION OF  $I_C$ 

## DELAY - NSEC

		MIN	MAX
PINS A, B, E OR F TO PINS Q OR L	TURN ON	15	280
	TURN OFF	24	300
PINS Q OR L TO PINS R OR D	TURN ON	6	20
	TURN OFF	6	28
PINS P, R, H OR D TO PINS C OR G	TURN ON	51	76
	TURN OFF	62	132



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS POWER LATCH				4-21-63	116800C					
DESIGN				11-21-64	122721	GLK				
DETAIL										
CHECK										
APPRO										



734377


734377

REFERENCE DRAWING  
PRODUCTION DRAWING 372527

DKX-

P/N: 372527 EC: 0116156

## SDTDL HS FOUR 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCK WITHOUT LOAD



## OTHER DESIGNATIONS

CONF. 1-4 +0  
CONF. 5 +A, -00, +AA, -0A, +AO



## SEQUENCE OF OPERATION

1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT O12.
2. PINS D, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT D12.
5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

## DELAY

WITH 560Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	15	280
TURN OFF (NSEC)	24	300



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS FOUR 3-WAY NEG AND- NEG OR LOGIC BLOCK WITHOUT LOAD				4-24-63	116800C					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NDNE							
CHECK		DRAW	MDE 2-8-63							
APPRO		CHECK								

734377


734378

STANDARD  
2-7045

734378  
D K Y -

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 372528

HS ONE 6-WAY, ONE 4-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, I0, IA

SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN



DELAY

	MIN	MAX
WITH 560Ω OR 1.6K COLLECTOR RESISTOR		
TURN ON (NSEC)	18	100*
TURN OFF (NSEC)	15	150**

\*THIS DELAY CAN INCREASE TO 180 N SEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 200 N SEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	734378
NAME				25APR63	1168008						
AND LOGIC BLOCKS WITHOUT LOADS				30DEC63	119217						
DESIGN					132167						
DETAIL											
CHECK											
APPRO											




2-1

374621

# 6V AMPLIFIER CARD FOR MPS POWER SUPPLY



- NOTES
- I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893492
  - XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
  - XII ALL RESISTORS ARE 1/2 WATT AND  $\pm 5\%$  UNLESS OTHERWISE NOTED
  - XIII "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296



B

DPD CIRCUIT & PACKAGING STANDARD			
APPROVAL		DATE	
GDS		12-11-63	
HOLE PATTERN		493457	
COMPONENT SIDE			
INTERNATIONAL BUSINESS MACHINES CORP.			
NAME	CARD ASM TSTR- 6V AMP	DATE	5-21-64
DESIGN	MODEL SMS	CHANGE NO.	121290
DETAIL	SCALE NONE	APPROVAL	JVL
CHECK	JRP 5-21-64	DATE	
APPRO	JVL 5-21-64	CHANGE NO.	
CHECK	ENS 5-15-64	APPROVAL	
DEVELOPMENT NO.			
374621			


837973  
STANDARDS  
CODE  
2-7045

CARD CODE  
E S G  
837973

# REFERENCE DRAWING

PRODUCTION DRAWING 374907

## SPD-CURRENT DRIVE II



\* NO OUTPUT VOLTAGE LEVELS ARE SPECIFIED  
SINCE THE CIRCUITS ARE CURRENT DRIVERS.

OTHER DESIGNATIONS  
CONF. 1 0  
CONF. 3,4,6 OR  
CONF. 5 40

### SEQUENCE OF OPERATIONS:

CONF. 1 AND 2 - SAMPLE PULSE DRIVER


1. INPUTS P AND Q UP CONDITIONS POSITIVE AND INPUT CIRCUIT SO THAT A POSITIVE GOING PULSE ON PIN R TURNS T9 OFF AND T8 ON. OUTPUT IS UP.

NOTE: THE GATES MUST BE UP FOR AT LEAST 300 NSEC BEFORE AN AC INPUT IS APPLIED. THE GATE AND A-C INPUT RISE TIMES MUST BE 100NS OR LESS IF A 300 NSEC CONDITIONING TIME IS TO BE ACHIEVED. THE AC INPUT SWING MUST NOT EXCEED THE GATE INPUT SWING.

CONF. 3 THROUGH 6 - SET-RESET DRIVER.

1. A DOWN LEVEL ON E OR O OR A DOWN LEVEL ON BOTH PINS F AND G WILL TURN THE DRIVER ON.

DELAY - NSEC	AVERAGE	MAXIMUM
CONF. 1 AND 2	TURN ON 70	75
	TURN OFF NOT APPLICABLE	
CONF. 3 THRU 6	TURN ON 40	100
	TURN OFF 320	625



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
SIZ	3-24-65

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SPD - CURRENT DRIVE II	4-6-65	122304	OK				
DESIGN								
DETAIL								
CHECK								
APPRO								


837973



374924


INDICATOR DRIVER

374924  
ESX -  
STANDARDS  
CODE  
2-7045



NOTES

- I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893791
- II ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
- III ALL RESISTORS ARE 1/2 WATT AND  $\pm 5\%$  UNLESS OTHERWISE NOTED
- IV "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296



B

DPD CIRCUIT & PACKAGING STANDARD				HOLE PATTERN			
APPROVAL		DATE		396639			
JHT		2-16-65					
INTERNATIONAL BUSINESS MACHINES CORP.				DATE		CHANGE NO.	
NAME CARD ASM TSTR- INDICATOR DRIVER				4-13-65		122312	
DESIGN		MODEL SMS 2821		APPROVAL		DATE	
DETAIL		SCALE NONE					
CHECK SJ 4-12-65		DRAW LIG 4-1-65		DATE		CHANGE NO.	
APPROV LVP 4-12-65		CHECK SJ 4-7-65		APPROVAL		DEVELOPMENT NO.	
						PE0117	
						CIRCUIT FAMILY	
						NAND	

374924





REFERENCE DRAWING  
PRODUCTION DRAWING  
375157

FPZ-

P/N: 375157

# STACKER RATE LIMITER


## LOGIC SYMBOL



## NOTES

- PIN 4 INPUT IS AT AN DOWN LEVEL WHEN THE 1403 CARRIAGE IS IN A HIGH SPEED MODE.
- PINS B AND C ARE AT A DOWN LEVEL WHEN THE PRINTER CARRIAGE IS IN A LOW SPEED MODE.
- PIN A INPUT IS AT A DOWN LEVEL WHEN THE CARRIAGE IS NOT SPACING.
- VOLTAGE ON C2 IS AN ANALOGUE OF THE UNSTACKED PAPER STORED IN THE CARRIAGE. WHEN UTILIZED PROPERLY WITH ACCOMPANYING LOGIC THE FOLLOWING SAMPLE SEQUENCE WOULD BE SEEN.

PIN	FUNCTION	WAVEFORM	LEVEL	LEVEL	
				MAX.	MIN.
L	INPUT		UP	-0.1	-0.65
			DOWN	-12.48	-5.81
B, C	INPUT		UP	-0.1	-0.65
			DOWN	-12.48	-5.81
A	INPUT		UP	-0.1	-0.65
			DOWN	-12.48	-5.81
G	OUTPUT		UP	-12.48	-5.81
			DOWN	-0.1	-0.65
C2 VOLTAGE	UNSTACKED PAPER ANALOGUE		UP	+0.75	+0.60
			DOWN	-2.1	-1.8



MFG ENG	PWI	120CT66
CIRCUIT AND PACKAGING STANDARD		
APPROVAL	DATE	
S.I.Z.	8SEP66	


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY YSTR- STACKER				24FEB67	131091	<i>HWS</i>				
RATE LIMITER										
DESIGN		MODEL	SMS							
DETAIL		SCALE	NONE							
CHECK		DRAW	LIG	20FEB67						
APPRO		CHECK								

STANDARD  
CODE

CARD CODE	2532396
-----------	---------

FRH-  
P/N 375188

REFERENCE DRAWING  
PRODUCTION DRAWING 375188









**NOTES:**

1. THE TRANSMISSION LINE RECEIVERS (DR) CONVERT FROM SLY STANDARD INTERFACE LEVELS TO SDTDL LEVELS
2. THE TRANSMISSION LINE DRIVERS (DL) CONVERT FROM SDTDL LEVELS TO SLY STANDARD INTERFACE LEVELS

### SEQUENCE OF OPERATION

### TRANSMISSION LINE RECEIVER (TLR)

1. AN UP LEVEL AT THE INPUT TO THE OT (CONFIGURATION 01, 02) CAUSES AN UP LEVEL AT PINS A AND R AND AN OUT OF PHASE DOWN LEVEL AT PINS B AND Q. A DOWN LEVEL AT THE INPUT CAUSES PINS A AND R TO GO TO A DOWN LEVEL AND PINS B AND Q TO GO TO AN UP LEVEL  
TRANSMISSION LINE DRIVER (TLD)
1. AN UP LEVEL AT THE INPUTS TO THE OL (CONFIGURATION 03, 04) CAUSES AN UP LEVEL AT THE OUTPUTS. A DOWN LEVEL AT THE INPUTS CAUSES A DOWN LEVEL AT THE OUTPUT
2. PIN L IS THE GATE FOR THE LINE DRIVERS. WITH PIN L OPEN CIRCUITED APPROXIMATELY +12V WILL BE PRESENT AND THE LINE DRIVER FUNCTIONS NORMALLY. WITH PIN L BOUNDED THE OUTPUTS (PINS C AND O) REMAIN AT GROUND REGARDLESS OF THE STATE OF THE INPUTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	LEVELS	
				HIN	MAX
H,G	TLR INPUT		UP	+1.7V	+5.0V
			DOWN	+7V	0V
A,R	TLR IN PHASE OUTPUT		UP	-0.5V	-0.1V
			DOWN	-5.81V	-8.8V
B,Q	TLR OUT OF PHASE OUTPUT		UP	-0.5V	-0.1V
			DOWN	-5.81V	-8.8V
E,F	TLO INPUT		UP	0.5V	+1.45V
			DOWN	-5.87V	-12.48V
D,C	TLO OUTPUT		UP	+3.11V	+4.09V
			DOWN	+1.15V	0V
L	TLO GATE		UP	NOTE 2 (TLO)	
			DOWN	+3.35V	-5.8V

DELAYS - NSEC

<u>PIN</u>	<u>DELAY</u>	<u>MIN</u>	<u>MAX</u>
B,Q	TON	67	80
B,Q	TOFF	84	200
A,R	TON	-	234
A,R	TOFF	-	87
	<u>DL</u>		
B,C	TON	-	40
D,C	TOFF	-	225
	<u>GATE</u>		
L	NOT APPLI CABLE		

INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	STD INTERFACE LINE			130813					
RECEIVER AND GATED DRIVER									
DESIGN		MODEL							
DETAIL		SCALE							
CHECK		DRAW							
ERRORS		CHECK							

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

T1	369656	124
T2	369656	124
T3	2414818	194
T4	2414818	194
T5	369656	124
T6	369656	124
T7	2414818	194
M1	361429	FTX
M2	361490	TLR
M3	361429	FTX

PACKAGING STANDARD	
	DATE

COMPONENT SIDE

397485

C


COMMUNIST PARTY, INC. BROOKLYN 17 N Y STOR NO 889

2532396

2532397



STANDARDS  
CODEREFERENCE DRAWING  
PRODUCTION DRAWING 375193

CARD CODE 2532397

FRN-  
P/N 375193


## SEQUENCY OF OPERATION

1. IN A POWER-ON SEQUENCE THE CONTACT GROUND (PIN R) SHOULD NOT BE REMOVED UNTIL POWER IS UP AND REGULATING. RELAY 2 WILL MAKE 1 MSEC BEFORE RELAY 1.
2. IN A POWER DOWN SEQUENCE RELAY 1 WILL OPEN OUT AT LEAST 2 MSEC OR MORE BEFORE RELAY 2.

UNUSED  
COMPONENT

## NOTES:

1. WITH PIN R OPEN THE INPUT CIRCUIT WILL PLACE APPROXIMATELY +12 VOLTS ON PIN R
2. PIN R TIED TO OC GROUND THRU AN EXTERNAL RELAY POINT.



## COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL	DATE	APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SELECT-OUT SEQUENCE CARD					130813					
DESIGN		MODEL	S/S							
DETAIL		SCALE	NONE							
CHECK		DRAW	LIG	5 JUL 67						
APPROV		CHKD								

2532397

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDH HIGH SPEED TRIGGER				4-24-63	116800C					134533
				4-29-65	124282	GLK				
DESIGN				9AUG66	127574	GLK				
DETAIL										
CHECK										
DRAW MDE 4-16-63										

27

734417




734417

REFERENCE DRAWING  
PRODUCTION DRAWING 373373


ROW BIT

HGA-

P/N: 373373 EC: 0117834



SECTION A-A  
SCALE 4/1



DETAIL "A"

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	ROW BIT			9-16-63	116800F					
DESIGN		MODEL	SMS 1460							
DETAIL		SCALE	NONE							
CHECK		DRAW	LIG 9-4-63							
PPRO		CHECK								

734417



846924


STANDARD CODE

REFERENCE DRAWING  
PRODUCTION DRAWING 374791

CARD CODE 846924

JEA-  
P/N 374791

LINE DRIVER AND RECEIVER NAND TO SLT-SLT TO NAND



NOTES:

1. THE TRANSMISSION LINE DRIVES, DL, CONVERT FROM SDTOL LEVELS TO SLT STANDARD INTERFACE LEVELS.
2. THE TRANSMISSION LINE RECEIVERS, DT, CONVERT FROM SLT STANDARD INTERFACE LEVELS TO SDTOL LEVELS.
3. THE RESISTOR NETWORK, R, IS USED TO TERMINATE THE SLT STANDARD INTERFACE.

SEQUENCE OF OPERATION

TRANSMISSION LINE RECEIVER:

1. AN UP LEVEL AT THE INPUT TO THE DT CAUSES AN UP LEVEL AT PINS B, Q AND AN OUT OF PHASE DOWN LEVEL AT PINS A, R. A DOWN LEVEL AT THE INPUT CAUSES PINS B, Q TO GO TO A DOWN LEVEL AND PINS A, R TO AN UP LEVEL.

TRANSMISSION LINE DRIVER:



1. AN UP LEVEL INPUT CAUSES A DOWN LEVEL AT THE OUTPUT. A DOWN LEVEL INPUT CAUSES AN UP LEVEL AT THE OUTPUT.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
H, G	TLR INPUT		UP	+2.1V +3.4V
			DOWN	+1.20V +0.14V
B, Q	Y IN PHASE OUTPUT		UP	-0.5V -0.1V
			DOWN	-5.81V -8.8V
A, R	Y IN PHASE OUTPUT		UP	-0.5V -0.1V
			DOWN	-5.81V -8.8V
E, F	Y TLD INPUT		UP	-0.53V +1.45V
			DOWN	-5.87V -10.5V
D, C	Y TLD OUTPUT		UP	+2.1V +3.4V
			DOWN	+0.33V 0.00V
L	LINE TERMINATOR		UP	+2.1V +3.4V
			DOWN	+1.26V +0.14V

DELAY - NSEC

PIN	DELAY	MIN	MAX
B, Q	TON	20	120
B, Q	TOFF	60	340
A, R	TON	120	390
A, R	TOFF	28	138

PIN	DELAY	MIN	MAX
D, C	TON	15	215
D, C	TOFF	100	700



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
----------	------

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME LINE DRIVER AND RECEIVER -		16DEC65	125840	AKK				846924
NAND TO SLT - SLT TO NAND			125840					
DESIGN	MODEL	SHS						
DETAIL	SCALE	NONE						
CHECK	DRAW	JD	3DEC65					
APPRO	CHECK	JD	6DEC65					



743068

STANDARDS  
CODE


CARD CODE

743068

UGR-

REFERENCE DRAWING  
PRODUCTION DRAWING 372992  
EC:120691

## SENSE AMP DETECTOR







## SEQUENCE OF OPERATION

1. WHEN INPUT PIN G GOES DOWN, T4 TURNS ON,  
T6 TURNS OFF AND THE OUTPUT GOES DOWN.


## NOTE:

INPUT PIN R MUST BE AT THE UP LEVEL WHEN  
THE INPUT PIN G GOES DOWN.



PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
G	INPUT		.5V	1.5V
R	STROBE INPUT		UP DOWN	+0.27V -9.3V -13.5V
A	OUTPUT		UP DOWN	-9.70V -4.60V DEPENDENT ON LOAD


DELAY	MIN	MAX
T <sub>ON</sub> (NSEC)	35	76
T <sub>OFF</sub> (NSEC)	43	180



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	743068
NAME SENSE AMP DETECTOR		9APR64	121005	GWS					
DESIGN		12NOV64	122706	GLK					
CHECK		16NOV67	132328						
APPRO GWS BAPR64									

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 372976

## CIRCUIT OPERATION

1. EITHER INPUT UP, OUTPUT TRANSISTOR OFF, OUTPUT UP.
2. BOTH INPUTS DOWN, OUTPUT TRANSISTOR ON, OUTPUT DOWN.

PINS	SIGNAL NAME	WAVE SHAPE		LEVELS	
				MIN.	MAX.
O, L P, G	Y	INPUT	UP	-0.65V	-0.05V
			DOWN	-5.81V	-12.48V
E, Q R, F	Y	INPUT	UP	-0.65V	-0.05V
			DOWN	-5.81V	-12.48V
A, B C, H		OUTPUT	UP	OUTPUT OPEN CIRCUIT LEVEL DEPENDS ON TERM.	
			DOWN	-1.25V	-1.76V

DELAY - NS

TURN ON DELAY

WITH SOTDL OR SOTRL RECEIVER

120 + C

WITH CTDL RECEIVER

380 + C

TURN OFF DELAY

SOTDL OR SOTRL RECEIVER


110 + C

CTDL RECEIVER

200 + C

WHERE C = DELAY INTRODUCED BY CABLE, ADD 2 NS PER FOOT OF CABLE.

NOTE: DELAYS MEASURED FROM INPUT OF DRIVER TO OUTPUT OF TERMINATING CIRCUIT.



747899

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	23APR64

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-NON INVERTING	2JUN64	121287					
DETAIL	SIMPLEX INTERFACE LINE DRIVER	1MAR66	126404					
DESIGN	MODEL	SMS-1444						
CHECK	SCALE	NONE						
APPRO	DRAW	VMD 17FEB66						
	CHECK							

67477R

CIRCUIT FAMILY  
SOTDL

C


C.B. CO., NO. 0700 48156



STANDARDS CODE	370858
2-7045	Y3 --


# JUMPER CARD

370858



## NOTES


- I ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
- II REFERENCE 216259 MALE CONTACT STRIP TO BE USED AS REQUIRED



B

DPD CIRCUIT & PACKAGING STANDARD							
APPROVAL		DATE		HOLE PATTERN			
KMT		11-6-61		491020			
INTERNATIONAL BUSINESS MACHINES CORP.				COMPONENT SIDE			
NAME	CARD ASM TSTR - JUMPER	DATE	11-29-61	CHANGE NO.	113105	APPROVAL	JWB
CARD		DATE	8-6-62	CHANGE NO.	D114709	APPROVAL	MDL
DESIGN	JPC	10-24-61	MODEL	SMS 7909			
DETAIL	JPC	10-24-61	SCALE	NONE			
CHECK	HRT	11-17-61	DRAW	VE	11-10-61		
APPRO	GW	11-29-61	CHECK	YUX	11-15-61		
				DEVELOPMENT NO. 2547-1718			
				370858			






YKS-

P/N: 372221

REFERENCE DRAWING  
PRODUCTION DRAWING 372221

## SDTDL - ADDRESS REGISTER



OTHER DESIGNATIONS  
CONF. 1 -0  
CONF. 4 DR

## SEQUENCE OF OPERATION

## FOR TRIGGER

1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE OFF OUTPUT IS AT -6V.
3. TRIGGER IS SET BY  
A) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR  
B) PINS E AND G UP WHICH RESULTS IN AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
4. TRIGGER IS RESET BY A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT.

## FOR NON-INVERTING POWER DRIVER

1. INPUT UP: TRANSISTOR (T11) ON, OUTPUT UP
2. INPUT DOWN: TRANSISTOR (T11) OFF, OUTPUT DOWN

## FOR BIAS DRIVER

1. INPUT UP: TRANSISTOR (T7) ON; INPUT DOWN: TRANSISTOR (T7) OFF.

## NOTES

1. GATE INPUTS E AND G MUST BE AT THE UP LEVEL 150NS BEFORE THE AC SET ARRIVES.
2. THE AC SET SHOULD BE AT LEAST 70NS WIDE AND ITS RISE TIME 70NS OR LESS.
3. NO OUTPUT VOLTAGE IS SPECIFIED SINCE THE CIRCUIT IS A CURRENT DRIVER.


PINS	SIGNAL NAME	WAVESHAPES	LEVELS	
			MIN	MAX
L	Y AC SET		UP -6.5V	-1.1V
F	Y AC RESET		DOWN -5.81V	-7.64V
H	Y DC SET		UP -6.5V	-1.1V
R	Y DC RESET		DOWN -5.81V	-7.64V
P	Y "ON" OUTPUT		UP -6.5V	-1.1V
D	Y "OFF" OUTPUT		DOWN -6.26V	-7.64V

DELAY - NSEC


	TRIGGER							
	T <sub>ON</sub>	T <sub>RISE</sub>	T <sub>OFF</sub>	T <sub>FALL</sub>	T <sub>ON</sub>	T <sub>RISE</sub>	T <sub>OFF</sub>	T <sub>FALL</sub>
BINARY OPERATION:	MAX 133	MIN 36	MAX 63	MIN 16	MAX 240	MIN 115	MAX 200	MIN 95
GATED:	135	40	48	16	205	82	160	61

## NON-INVERTING POWER DRIVER

	MAX	MIN
T <sub>ON</sub>	20	6
T <sub>OFF</sub>	28	6



PIN	COMPONENT	VALUE	PIN	COMPONENT	VALUE
1	5301516	0.5	26	39 PF	0.5
2	317274	0.7	27	16K	0.7
3	5301512	0.5	28	47 PF	0.5
4	323920	0.7	29	3K	0.5
5	2391025	0.5	30	2K	0.7
6	323920	0.7	31	3K	0.5
7	317274	0.7	32	16K	0.7
8	491008	0.5	33	47 PF	0.5
9	503592	0.5	34	3K	0.5
10	317019	0.7	35	2K	0.7
11	323920	0.7	36	3K	0.5
12	317274	0.7	37	16K	0.7
13	491008	0.5	38	47 PF	0.5
14	503592	0.5	39	3K	0.5
15	317001	0.7	40	2K	0.7
16	317010	0.7	41	3K	0.5
17	300723	0.7	42	16K	0.7
18	492441	0.7	43	47 PF	0.5
19	317021	0.7	44	3K	0.5
20	213693	0.7	45	2K	0.7
21			46	3K	0.5
22			47	16K	0.7
23			48	47 PF	0.5
24			49	3K	0.5
25			50	2K	0.7
26			51	3K	0.5
27			52	16K	0.7
28			53	47 PF	0.5
29			54	3K	0.5
30			55	2K	0.7
31			56	3K	0.5
32			57	16K	0.7
33			58	47 PF	0.5
34			59	3K	0.5
35			60	2K	0.7
36			61	3K	0.5
37			62	16K	0.7
38			63	47 PF	0.5
39			64	3K	0.5
40			65	2K	0.7
41			66	3K	0.5
42			67	16K	0.7
43			68	47 PF	0.5
44			69	3K	0.5
45			70	2K	0.7
46			71	3K	0.5
47			72	16K	0.7
48			73	47 PF	0.5
49			74	3K	0.5



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL - ADDRESS REGISTER	3-25-63	116800					
DESIGN		4-23-64	120090	GWS				
DETAIL		9-15-64	121632					
CHECK		9-15-64	127574	GLK				
APPRO	3-25-63	CHECK						

734393

734394

734394


YKT-

P/N: 372222



EC: 0114425

REFERENCE DRAWING  
PRODUCTION DRAWING 372222

## BIAS LOAD



## APPLICATION

USED TO DETERMINE THE AMOUNT OF BIAS CURRENT DRAWN  
FROM THE BIAS DRIVER THROUGH THE SWITCH CORES.

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: BIAS LOAD				3-20-63	116800					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECKA		DRAW	MOE 2-20-63							
APPRO	2-25-63	CHECKA								

734394

734395

734395


YKU-

P/N: 372223



EC: 0114426

REFERENCE DRAWING  
PRODUCTION DRAWING 372223

## SET/RESET LOAD



## APPLICATION

USED TO LIMIT THE DRIVE CURRENT TO THE  
SWITCH CORE MATRIX.

COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SET/RESET LOAD				3-25-63	116800					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MOE 2-20-63							
APPRO	3-25-63	CHECK								

734395

734396

22

734396


YKV-

P/N: 372224

EC: 0114426




REFERENCE DRAWING  
PRODUCTION DRAWING 372224

INHIBIT LOAD



APPLICATION

USED TO LIMIT THE AMOUNT OF INHIBIT CURRENT DRAWN FROM THE DRIVER THROUGH THE INHIBIT WINDING OF ONE MEMORY PLANE.



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: INHIBIT LOAD				3-25-63	116800					
DESIGN		MODEL	SHS 1440							
DETAIL		SCALE	NDNE							
CHECK		DRAW	HDE 12-21-63							
APPRO	3-25-63	CHECK								


734396



734397

734397

YKW-



REFERENCE DRAWING  
PRODUCTION DRAWING 372225

## VOLTAGE REGULATOR #2

## APPLICATION

CONF. 03 - OUTPUT SENSE LEVEL CIRCUIT - KEEPS THE THRESHOLD ON THE SENSE OUTPUT AMPLIFIER INSENSITIVE TO  $\pm 12$  VOLT LOGIC LEVEL SHIFTS.  
OUTPUT PIN C - VOLTAGE LEVELS  
-0.2V TO -1.2V

CONF. 01 - CONSISTS OF AN EMITTER FOLLOWER TO T6 AND IS USED TO DRIVE THE SERIES REGULATOR TRANSISTOR T5. (SEE DRAWING YKX-)



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				VOLTAGE REGULATOR #2	3-25-63	116800				
DESIGN				MODEL	SMS					
DETAIL				SCALE	NONE					
CHECK				DRAW	MDE	2-21-62				
APPRO				CHECK						

734397

734398


734398

YKX-

P/N: 372226



REFERENCE DRAWING  
PRODUCTION DRAWING 372226

## VOLTAGE REGULATOR #3



## APPLICATION

USED TO DRIVE THE REGULATOR LOAD



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	VOLTAGE REGULATOR #3			3-25-63	116800					
DESIGN		MODEL	SMS 1440	5-11-65	123738	GLK				
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-21-63							
APPRO		CHECK								

734398

734399


REFERENCE DRAWING  
PRODUCTION DRAWING 372227

734399


YKY-

P/N: 372227

## PARTIAL VOLTAGE REGULATOR AND SENSE GATE GEN.





PIN D



PIN C

## SEQUENCE OF OPERATION

- CONF. 01 - CONSISTS OF A COMMON EMITTER STAGE, T2, FOLLOWED BY AN EMITTER FOLLOWER, T4. USED TO DRIVE THE SECOND STAGE OF THE VOLTAGE REGULATOR CIRCUIT. (SEE DRAWING YKY-)
- CONF. 02 - PIN B - VARIABLE DC VOLTAGE
- CONF. 03 - INPUT UP: T8 ON, OUTPUT C DOWN  
INPUT DOWN: T8 OFF, OUTPUT C UP



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME PARTIAL VOLTAGE REGULATOR AND SENSE GATE GEN.	3-25-63	116800					
DESIGN	11-5-63	118939					
DETAIL	7-1-64	119012-B					
CHECK							
APPRO							


734399

REFERENCE DRAWING  
PRODUCTION DRAWING 372229

YLA-


P/N: 372229

## SENSE AMPLIFIER



## SEQUENCE OF OPERATION

1. SENSE INPUT AMPLIFIER CONSISTS OF A DIFFERENTIAL AMPLIFIER. THE INPUT SIGNAL IS RECTIFIED TO THE SENSE AMPLIFIER T5 OR T7 IF PIN L OR D IS UP. T5 OR T7 IS OFF AND THE OUTPUT IS DOWN.
2. WHEN PIN L OR D IS DOWN, SIGNAL IS IGNORED, T5 OR T7 IS ON AND THE OUTPUT IS UP.



PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
L, D	VSG SENSE GATE VOLTAGE		UP	+0.5V
			DOWN	-3.0V
A, B, Q, R	INPUT		30-50 MV CORE OUTPUT	
G, E	OUTPUT		MIN	MAX
			UP	-1.7V -0.2V
H	VSL SENSE LEVEL VOLTAGE	VARIABLE D-C LEVEL	DOWN	-5.76V -6.91V
F	VOSL OUTPUT SENSE LEVEL	VARIABLE D-C LEVEL		-11.52V -12.48V


1 3K LOAD TO GROUND

2 NO LOAD

## DELAY

TOTAL DELAY THRU THE CIRCUIT IS APPROXIMATELY 200 NSEC.

		1		2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														</	
--	--	---	--	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----	--



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SENSE AMPLIFIER	3-25-63	116800					
DESIGN	6-18-64	120095-A	FVL				
DETAIL	10-23-64	121908	GLK				
CHECK	180EC67	132189					
APPROD	16FEB68	132520					

372680


372680

Y P M -

STANDARDS  
CODE


2-7045

# REED RELAY



## NOTES

- X CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION
- XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999 AND 892058
- XII REED RELAY ASSEMBLIES MUST NOT BE SUBJECTED TO LIQUIDS
- XIII SLOT IN LUG (483316) MUST BE PARALLEL TO X-X AXIS



B

PW 22NOV67

DPD CIRCUIT & PACKAGING STANDARD			
APPROVAL		DATE	
KMT (NPB)		8-22-63	
INTERNATIONAL BUSINESS MACHINES CORP.			
NAME	CARD ASM TSTR - REED		
	RELAY		
DESIGN	CC	4-63	MODEL
DETAIL	JA	5-63	SCALE NONE
CHECK	TZA	5-63	DRAW ENS 1-21-
APPRO	WJR	8-63	CHECK

DATE
3-10-6
10DEC6
4DEC67

DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	O.	APPROVAL	DEVELOPMENT NO.
3-10-64	115976	<i>WJS</i>					PA-2825
10DEC65	D126162	GLK					
4DEC67	132195	GWS					
							CIRCUIT FAMILY

372680

0019 188 CO., NO. 372680






822942  
STANDARD CODE  
2-7045

CARD CODE  
Y Y A - 822942

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 372701  
AT EC LEVEL 117889


CORE INTERFACE  
RECOMMEND MOUNTING ON ONE INCH CENTER  
NOTE XIII



CIRCUIT OPERATION:

1. A POSITIVE PULSE APPLIED TO INPUT GIVES A NEGATIVE PULSE AT THE OUTPUT.
2. A NEGATIVE PULSE APPLIED TO THE INPUT GIVES A NEGATIVE PULSE AT THE OUTPUT.


INPUT WAVEFORM:



AMPLITUDE = 0.09V TO 0.11V PEAK  
INPUT WAVEFORM MAY BE A POSITIVE  
OR NEGATIVE PULSE.


$T_R = 150$  TO  $250$  NANoseconds  
 $T_P = 3$  MICROSECONDS  
 $T_F = 200$  TO  $300$  NANoseconds

OUTPUT WAVEFORM:



AMPLITUDE EQUAL TO OR GREATER THAN  
-0.6 VOLTS WITH INPUT POSITIVE  
OR NEGATIVE

$T_F = 150$  TO  $250$  NANoseconds  
 $T_P = 3$  MICROSECONDS  
 $T_R = 200$  TO  $300$  NANoseconds



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
BC	4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM YSTR-CORE	6-2-64	121287					
INTERFACE								
DESIGN	MODEL SMS-1444							
DETAIL	SCALE NONE							
CHECK	DRAW LIG 4-7-64							
APPRO	CHECK EXTS 5-18-64							


C

822942

STANDARDS  
CODE  
2-7045


CARD CODE	822940
Y Y B -	




**REFERENCE DRAWING**  
SEE PRODUCTION DRAWING 372702  
AT EC LEVEL 117890



**CIRCUIT OPERATION:**

1. INPUT DOWN, OUTPUT TRANSISTOR IS ON, OUTPUT LEVEL IS UP.
2. INPUT UP, OUTPUT TRANSISTOR IS OFF, OUTPUT IS OPEN CIRCUIT.
3. PIN H IS TO BE TIED THROUGH A RESISTOR TO A VOLTAGE.  
 INPUT UP, H IS UP  
 INPUT DOWN, H IS DOWN




PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
D, P A, C R	INPUT		UP	-4.66	+0.24
			DOWN	-6.94	-12.48
B, E F, G L	OUTPUT		UP		+1.92
			DOWN	OUTPUT OPEN CIRCUIT	
H	OUTPUT		UP	+11.52	+12.48
			DOWN		+2.42

NOTE: THE LEVELS AT THE OUTPUT DEPEND ON COLLECTOR AND EMITTER LOADING. THE GIVEN VALUES ARE FOR A COLLECTOR RETURNED TO +12 VOLTS THROUGH A 400 RESISTOR AND AN EMITTER LOAD REQUIRING 300 MA DRIVE CURRENT.

## DELAIS - USEC

	MAXIMUM
T <sub>ON</sub>	0.9
T <sub>OFF</sub>	0.35

NOTE: ALL THE ABOVE DELAYS ARE MEASURED FROM -6 VOLT LEVEL ON THE INPUT TO THE -6 VOLT LEVEL ON PIN H.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- EMITTER FOLLOWER GATE				6-2-64	121287					
DESIGN		MODEL	SMS-1444							
DETAIL		SCALE	NONE							
CHECK		DRAW	LIG 4-7-64							
APPRO		CHECK	EAS 5-18-64							
										CIRCUIT FAMILY
										SOTOL

372719


Y Y C -

STANDARDS  
CODE

2-7045

## CAPACITOR CABLE CARD

372719



NOTE XII

NOTE XII

NOTE XII


NOTE XII

NOTE XII

NOTE XII


NOTE XII

NOTE XII



## NOTES

- X CIRCUIT MUST CONFORM TO  
ENGINEERING SPECIFICATION
- XI ASSEMBLE TO ENGINEERING SPECIFICATION  
895396 AND 891999
- XII CABLE ENTRY
- XIII DO NOT APPLY PROTECTIVE COATING TO  
WIRING SIDE.
- XIV
- XV



B

DPD CIRCUIT & PACKAGING STANDARD				HOLE PATTERN				COMPONENT SIDE			
APPROVAL		DATE		399366							
TBH		10-2-63									
INTERNATIONAL BUSINESS MACHINES CO. P.				DATE		CHANGE NO.		APPROVAL		DEVELOPMENT NO.	
NAME CARD ASM STR-				10-8-63		118936		S V I			
CAPACITOR CABLE CARD				4-2-64		120112		GWS			
DESIGN		MODEL SMS 1411								CIRCUIT FAMILY	
DETAIL		SCALE NONE								NAND	
CHECK		DRAW VE 10-1-63									
APPROV		10-2-63		CHECK		10/1/63					

372719


C. B. CO., NO. 375W

822938

STANDARDS  
CODE  
2-7045

CARD CODE 822938

Y Y D -

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 373432  
AT EC LEVEL 125829

CIRCUIT AND PACKAGING STANDARD

APPROVAL

DATE

ABC

4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.

DATE

CHANGE NO.

APPROVAL

DATE

CHANGE NO.

A\*PROVAL

DEVELOPMENT NO.

NAME TWIN CARD ASM - CORE

6-1-64

121287

MATRIX CARD

28SEP65

125829

DESIGN

MODEL: SMS-1444

DETAIL

SCALE: NONE

CHECK

FVL 12-11-63

DRAW LIG 10-9-63

APPRO

1/2/64

CHECK EAS 5-18-64

CIRCUIT FAMILY

SDTDL









822938







**REFERENCE DRAWING**  
SEE PRODUCTION DRAWING 373432  
AT EC LEVEL 125829




**SHEET 3 OF 3**



**CIRCUIT OPERATION:**

1. RETURNING ANY WRITE INPUT TO GROUND WRITES A "1" IN A CORE WITH PIN 6 TIED TO -20 VOLTS.)
2. AFTER ANY READ OPERATION, THE CORE IS IN THE "0" STATE AND REMAINS THERE UNTIL A "1" IS WRITTEN BY PULSING A WRITE LINE.
3. PULSING A READ LINE READS THE STATE OF A CORE. THE STATE IS SENSED ON THE SENSE LINES.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
				MIN	MAX
6,4,5 Z,X,Y V,W,S Z,T,K L,J,U,C F,D,E,Q	WRITE INPUT FOR A "1"		UP	GROUND	
			DOWN	-18.2V	-21.6V
8,A 8,7	SENSE			13 MV	

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
P <sub>1</sub> , M <sub>1</sub> , N <sub>1</sub> , R <sub>1</sub> , H <sub>3</sub>	READ INPUT		200 mA	300 mA
B <sub>1</sub> , A <sub>8</sub> , 7	SENSE OUTPUT FOR "0"		N.A.	30 mV
B <sub>1</sub> , A <sub>8</sub> , 7	SENSE OUTPUT FOR "1"		130 mV	N.A.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-13-64



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVA	DEVELOPMENT NO.	822938
NAME TWIN CARD ASM - CORE				6-2-64	121287						
MATRIX CARD				28SEP65	125829						
DESIGN		MODEL	SMS - 1444								
DETAIL		SCALE	NONE								
CHECK	EV	12-19-63	DRAW	LIG	4-7-64						
APPRO	12-20-63	CHECK	EVS	5-1R	64						
										CIRCUIT FAMILY	
										SOTOL	

822935  
STANDARDS  
CODE  
2-7045

2-2  
CARD CODE 822935  
Y Y N -

REFERENCE DRAWING  
SEE PRODUCTION DRAWING 372723  
AT EC LEVEL 119662

SDTDL/SDTRL - STANDARD INTERFACE TERMINATOR, GATED




CIRCUIT OPERATION

1. LINE INPUT (PINS Q,D,E,H) HAS NO CONTROL UNLESS GATE (PINS P,K,F,R) IS AT DOWN LEVEL
2. WHEN GATE IS AT DOWN LEVEL, A DOWN LEVEL ON THE LINE INPUT CAUSES THE TRANSISTOR TO TURN ON GIVING A POSITIVE OUTPUT
3. PIN G IS A 910 Ω 1/2 WATT RESISTOR RETURNED TO -12 VOLTS AVAILABLE AS A LOAD FOR CONF. 04, OR ANY APPLICATION REQUIRING A 910 Ω RESISTOR TO -12 VOLTS.

PINS	SIGNAL NAME	WAVE SHAPE		LEVEL	
				MIN	MAX
Q,D E,H	C	LINE INPUT	UP	+0.55V	+3.26V
			DOWN	-0.5V	-5.3V
P,K F,R		GATE INPUT	UP	-0.80V	+1.68V
			DOWN	-5.3V	-10.8V
B,A C,L		OUTPUT	UP	-0.05V	-0.45V
			DOWN	-5.81V	-12.48V

DELAY	
TURN ON (NSEC)	MAX 65
TURN OFF (NSEC)	95



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD			
APPROVAL		DATE	
ABC		4-23-64	


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	822935
NAME CARD ASM TSTR -SDTDL/SDTRL-				6-2-64	121287						
STD INTERFACE TERMINATOR GATED											
DESIGN											
MODEL SMS-1444											
SCALE NONE											CIRCUIT FAMILY
DRAW LIG 4-16-64											
CHECK EWS 5-18-64											
APPRO											SOTDL

ZGG-

P/N: 372585

REFERENCE DRAWING  
PRODUCTION DRAWING 372585

SDTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS

-0, -A0, -0A, -00, I, ID, IA



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE  
WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS	4-24-63	116800C					
DESIGN	4-28-64	121009	GWS				
DETAIL	24 JAN 65	126401D	GLK				
CHECK	1 APR 65	126401J					
APPRO	4-24-63	122168					


17E 7E L

734341

REFERENCE DRAWING  
PRODUCTION DRAWING 372586

ZGH-

## SDTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



### ★ FUNCTION OF LOAD

OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, ID, IA

### SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.



**DELAY**

WITH 560Ω OR 1.6K COLLECTOR RESISTOR

	<u>MIN</u>	<u>MAX</u>
TURN ON (NSEC)	18	100 <sup>+</sup>
TURN OFF (NSEC)	15	150 <sup>+</sup>

- \* THIS DELAY CAN INCREASE TO 100 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
- \*\* THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME   SOTOL HS FOUR 2-WAY NEGATIVE			4-24-63	1168000			132169		
AND LOGIC BLOCKS WITHOUT LOADS			4-28-64	121009	GWS				
DESIGN		MODEL SMS							
DETAIL		SCALE NONE	5-10-65	126279	GLK				
CHECK		DRAW MDE	24 JAN 66	1264010	GLK				
APPRO	4-24-63	CHECK	1 APR 66	126401J	GLK				


734366

STANDARD  
CODE  
2-6111

CARD CODE 734366  
Z G J -

REFERENCE DRAWING  
PRODUCTION DRAWING 372587

SDTDL HS THREE 3-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS

40, -40, 40A, 40B, I, II, IA



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL HS THREE 3-WAY NEG. AND LOGIC BLOCKS WITH LOADS	24APR63	116800C					
DESIGN	LEF 24APR63	14OCT65	125832					
DETAIL	LEF 24APR63	24JAN66	126401D	GLK				
CHECK	LEF 24APR63	20FEB68	132170					
APPRO	LEF 24APR63	12JUN68	132888	GWS				

734366




734402

STANDARD  
CODE  
2-6111

CARD CODE  
Z G K - 734402

REFERENCE DRAWING  
PRODUCTION DRAWING 372588

SDTDL THREE 3-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY



WITH 560Ω OR 1.6K COLLECTOR RESISTOR

TURN ON (NSEC)	MIN	MAX
TURN OFF (NSEC)	18	100*
	15	150**

\*THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTDL THREE 3-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS		24APR63	116800C					
DESIGN: LEF 24APR63 MODEL SMS		14OCT65	125832					
DETAIL: LEF 24APR63 SCALE NONE		24JAN66	126401D					
CHECK: LEF 24APR63 DRAW LIG 5MAR68		20FEB68	132171					
APPRO: LEF 24APR63 CHECK		12JUN68	132888	GWS				


734402

734367

REFERENCE DRAWING  
PRODUCTION DRAWING 372589

734367  
**ZGL-**  
P/N: 372589

SDTDL HS TWO 5-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS



\* FUNCTION OF LOAD

OTHER DESIGNATIONS

+0, -AO, +OA, +OO, X, IO, IA



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



M1	2399110	SDTDL
M2	364431	ESO
M3	364431	ESO
T1	369656	124
T2	369656	124
T3	369656	124
T4	369656	124
T5	369656	124
T6	369656	124

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT L.S.
NAME SDTDL HS TWO 5-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS				1-24-63	116800C					
DESIGN				24 JAN 66	126401D	ZGL				
DETAIL				1 APR 66	126401J	GLK				
CHECK					132172					
APPRO										


734367

ZGM-

P/N: 372590

REFERENCE DRAWING  
PRODUCTION DRAWING 372590

## SDTDL HS TWO 5-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



## OTHER DESIGNATIONS

-0, -AO, +OA, +OO, I, IO, IA

## SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.




## DELAY

WITH 560Ω OR 1.6K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150

- THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
- THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS TWO 5-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS				4-24-63	116800C					
DESIGN				24 JAN 66	126401D	GLK				
DETAIL				1 APR 66	126401J	GLK				
CHECK					132173					
APPRO										


734368

734368

ZGN-

REFERENCE DRAWING  
PRODUCTION DRAWING 372591

HS ONE 10-WAY NEGATIVE AND LOGIC BLOCK WITH LOAD



OTHER DESIGNATIONS



+0, -AO, +OA, +OO, I, IO, IA

SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (MSEC)	18	100
TURN OFF (MSEC)	15	150



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				HS ONE 10-WAY NEG.	4-24-63	116800C				
AND LOGIC BLOCK WITH LOAD				12-30-63	119217					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 4-16-63							
APPRO		CHECK								
										CIRCUIT FAMILY
										SDTDL


734368

ZGP-

P/N: 372592

REFERENCE DRAWING  
PRODUCTION DRAWING 372592

## SDTDL HS LOGIC INVERTER WITH LOADS



\* FUNCTION OF LOAD

## OTHER DESIGNATIONS



ID, IA

## SEQUENCE OF OPERATION

1. INPUT DOWN: TRANSISTOR ON, OUTPUT UP.
2. INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

## DELAY

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTDL HS LOGIC INVERTER				4-24-63	116800C					734369
WITH LOADS				24 JAN 66	126401D	27K				
DESIGN		MODEL	SHS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 14-16-63							
APPRO		CHECK								








ZGQ-

P/N: 372593

REFERENCE DRAWING  
PRODUCTION DRAWING 372593

## SDTDL HS LOGIC INVERTER WITHOUT LOADS



## OTHER DESIGNATIONS

30, 3A

## SEQUENCE OF OPERATION



1. INPUT DOWN: TRANSISTOR ON, OUTPUT UP.
2. INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

## DELAY

WITH 560Ω OR 1.6K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	18	100*
TURN OFF (NSEC)	15	150**

- \* THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.  
 \*\* THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL HS LOGIC INVERTER				11-24-63	116800C					
WITHOUT LOADS				24 JAN 66	126401D	AKC				
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MOE 4-16-63							
APPRO	11-24-63	CHECK								


734384  
STANDARDS  
CODE  
2-7045

2-1  
CARD CODE  
734384  
Z K T -


# REFERENCE DRAWING

PRODUCTION DRAWING 372682


## 720 KC OSCILLATOR AND SHAPER



SEQUENCE OF OPERATION  
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.



PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
				MIN	MAX
C	Y OUTPUT #2		UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V
E	Y OUTPUT #1		UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
NAF	10-1-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME 720 KC OSCILLATOR AND SHAPER				8-5-63	117827					734384
DESIGN				12-29-64	120699	GLK				
DETAIL				14OCT65	125832					
CHECK										
APPRO										

